Fabrication, Characterization, and Applications of Porous Silicon Metal-Oxide Nanocomposites

By

Joshua S. Fain

Dissertation

Submitted to the Faculty of the

Graduate School of Vanderbilt University

in partial fulfillment of the requirements

for the degree of

# DOCTOR OF PHILOSOPHY

in

**Electrical Engineering** 

May 10, 2019

Nashville, Tennessee

Approved:

Sharon M. Weiss, Ph.D. Cary L. Pint, Ph.D. Ronald D. Schrimpf, Ph.D. Robert A. Reed, Ph.D.

Ya-Qiong Xu, Ph.D.

Copyright © 2019 by Joshua Stephen Fain

All Rights Reserved

#### ACKNOWLEDGEMENTS

I first wish to thank my Ph.D. advisor, Professor Sharon Weiss, whose guidance and support over the years have been critical to the success of this work, and I will always be grateful to her for the opportunity to be a member of the Weiss group at Vanderbilt University. In this regard, I would also like to thank all the members of the Weiss group, past and present, that I have had the pleasure of working alongside. Of these, I would like to especially thank Dr. Jeremy Mares who was instrumental in my early Ph.D. research training, Suruj Deka, and Kelsey Mayo (Beavers). I am also very grateful to Dr. Cary Pint and all of the students in the Pint Lab, for allowing me to use the lab perform chemical vapor deposition (CVD) and electrochemical testing of nickel oxide porous Si electrodes. From the Pint Lab I wish to extend special thanks to Keith Share and Nitin Muralidharan; Keith for training me to perform CVD and always being willing to schedule me whenever I needed to use the system, and Nitin for the knowledge and guidance he shared in conducting electrochemical testing of nickel oxide electrodes. And finally, I would like to thank my family, in particular my parents for their continual love and support throughout my life and educational career. This dissertation is a result of work funded in part by the National Science Foundation (Graduate Research Fellowship Program and DMR1207019) and the Vanderbilt Institute of Nanoscale Science and Engineering.

# TABLE OF CONTENTS

Page

ACKN	OWLE	EDGEMENTS	iii
LIST (	OF TAE	BLES	vi
LIST (	OF FIG	URES	vii
Chapte	er		
1.	INTRO	ODUCTION	1
	1.1 1.2. 1.3 1.4	Porous Si Transition-metal oxides Nickel Oxide Initial discussion of NiO preparation method used throughout this work Methods Porosity measurement by effective medium approximation X-ray diffraction Optical absorption	1 4 5 6 10 10 11 14
2.	NICK DECO	EL OXIDE GROWTH WITHIN POROUS SILICON BY THERMAL MPOSITION OF NICKEL ACETATE PRECURSOR	16
	2.1 2.2	Introduction Effect of annealing temperature on growth of NiO in porous Si Fabrication Characterization Results Discussion	17 20 20 22 23 30
	2.3 2.4	Effect of pore size on growth of NiO in porous Si Fabrication Characterization Results and Discussion Conclusion	
3.	INVES NANC	STIGATIONS ON VARIABLE CONDUCTIVITY BEHAVIOR IN DCOMPOSITE METAL OXIDE – POROUS SILICON	42
	3.1 3.2 3.3	Introduction Description of the mechanism NiO:pSi nanocomposites Fabrication and materials characterization Electrical Characterization	42 45 47 47 48
	3.4	TiO <sub>2</sub> :pSi nanocomposites	56

		Fabrication and materials characterization	. 56
	3.5	Conclusion	. 66
4.	INVE	STIGATIONS OF NICKEL OXIDE DEPOSITED ONTO CARBON-COATED	
	PORC	US SILICON FOR ELECTROCHEMICAL ENERGY-STORAGE	. 69
	4.1	Introduction	. 69
	4.2	Characterization	. 72
	4.3	Fabrication	. 73
		NiO precursor preparation, deposition, and heat-treatment	. 78
	4.4	Electrochemical Characterization	. 83
		Cyclic voltammetry	. 83
		Galvanostatic charge-discharge	. 89
	4.5	Conclusion	. 93
5.	SUM	MARY	. 94
REFE	RENCE	ES	. 99
Appen	ndix		
A: DE	TAILS	OF PORE SIZE MEASUREMENTS FOR CHAPTER 2	112
	A.1	Anneal study	112
	A.2	Varying etch currents	117

# LIST OF TABLES

	Page
Table 4. 1 Mass-Loading for each electrode sample prepared in this study.	

# LIST OF FIGURES

<b>Figure 1.1</b> Cross-section SEM images of pSi with different pore diameters dictated by the etching conditions. The left and middle images show the full pSi layers with pSi/Si interface at the bottom with cross-section pore sizes of about 40 and 100nm respectively. The right image is a close-up of a cross-section region of a pSi film with very small pores (<10nm diameter)2
Figure 1. 2 Schematic depiction of the pSi etching set-up
<b>Figure 1.3</b> (a) NiO precursor solution prepared by dissolving 1g of NAT in 20mL of 2MOE. (b) the remaining precipitate after allowing the solution in (a) to dry in air at RT7
Figure 1. 4 powders of the precursor heated to the indicated temperatures7
<b>Figure 1. 5</b> XRD spectra collected from NAT powders before dissolving in 2MOE (blue), after dissolving in 2MOE and recrystallizing once solvent is evaporated at room temperature (red), and after heating the recrystallized powder to 60°C for 1hour (green). The red and green spectra are from the Dried and 60°C powders shown in Figure 1.4
<b>Figure 1.6</b> XRD spectra of the powders from Figure 1.4 heated to temperatures of 100°C to 300°C. The labelled peaks correspond to NiO lattice planes in the NaCl crystal structure
<b>Figure 1.7</b> TGA curve of nickel acetate tetrathydrate powder showing the calculated percent mass loss steps along with the likely remaining chemical constituents
<b>Figure 2. 1</b> Cross-section SEM images of pSi oriented with the pSi/air interfaces (out of view) on the top and the pSi/Si interfaces on the bottom: (a) before and (b) after NiO precursor deposition but prior to annealing. Near maximum filling of the pores is shown in (b). From Fain et al. 2015. <sup>97</sup>
Figure 2. 2 (a) Low magnification SEM image of the pSi surface. (b) Distribution of pore diameters in (a) with a normal fit (blue line) overlaid. See Appendix A for more details23
<b>Figure 2. 3</b> (a) XRD spectra of NiO annealed at 700°C on a planar cSi wafer (blue) and in pSi (red) with the NiO (111), (200), and (220) peaks labeled. XRD spectra of cSi and pSi are also provided for comparison. (b) XRD spectra of the NiO (200) peak on planar cSi (left) and in pSi (right), annealed at various temperatures. (c) Plot of the estimated NiO crystallite size vs. anneal temperature, calculated from application of eqn. (2.1) to the (200) peaks in (b). The curves are guides-to-the-eye and do not represent a fit of the data. Adapted from Fain et al. 2015. <sup>97</sup>
<b>Figure 2. 4</b> SEM images of NiO particles grown on cSi substrates over the temperature range of 300 to 1100°C. Scale bar = 400nm. Adapted from Fain et al. 2015. <sup>97</sup> 27
Figure 2. 5 Surface images of NiO grown in pSi at the labeled temperatures
<b>Figure 2. 6</b> Cross-section images of pSi with NiO particles present, annealed at 800°C and 1000°C. At 800°C, the pSi has begun to oxidize but still maintains its apparent morphology. An oxide

At 800°C, the pSi has begun to oxidize but still maintains its apparent morphology. An oxide layer has also formed at the pSi/Si interface. At 1000°C, extreme oxidation has occurred and

- Figure 2. 8 Average pore diameter as a function of etch current density determined from image analysis of pSi surface SEM images. The error bars represent the standard deviation.......34

- **Figure 3.1** (Top) Schematic of the cross-section of the ideal device structure showing Si pores (gray) filled with metal oxide (blue). Additionally, Au electrical contacts are present on the surface. (Bottom) Magnified view of the region outlined in red along with a simple circuit model representation of the Si/metal oxide interfaces which are envisioned to form alternately-facing diode junctions with a variable potential barrier due to ion migration....44
- **Figure 3.3** (a) SEM image at an oblique angle of a NiO:pSi device showing the cross-section and surface with 5µm-separated Au-contacts. (b) Elemental mapping of the NiO:pSi cross-section showing the presence of Ni and O throughout the pSi layer. Au is present only at the

electrical contacts. (c) XRD of a NiO:pSi device showing NiO in the cubic rock salt crystal structure. Adapted from Mares et al. 2013. <sup>54</sup>
<b>Figure 3. 4</b> Multiple I/V curves collected on a NiO:pSi device by sweeping the voltage at 100mHz while increasing the voltage amplitude. The characteristic pinched hysteresis behavior is observed. From Mares et al. 2013. <sup>54</sup>
<b>Figure 3. 5</b> (a) Current saturation curves for a NiO:pSi device subjected to voltages from 1 to 6V (0.2V steps). Each voltage step was applied for 300s after which the polarity was reversed while holding the magnitude constant in order to "reset" the device. Every other curve is plotted here. (b) I/V curves of the initial (red) and final (blue) currents from all data collected via chronoamperometry from 1 to 6V. The pSi (green) data corresponds to a pure pSi device with no NiO. Adapted from Mares et al. 2013. <sup>54</sup>
<b>Figure 3. 6</b> Plot of the change in effective energy barrier calculated from the ratio of the initial and final currents in Figure 3.5b. For voltages above 3V, the current saturates and a consistent value of the effective energy barrier can be determined: 60meV. Adapted from Mares et al. 2013. <sup>54</sup>
<b>Figure 3.</b> 7 (Left-Top) current saturation curves overlaid with a single-term fit. (Left-Middle) resulting plot of the characteristic time from the single-term fit, and (Left-Bottom) the calculated ion mobility with voltage from the single-term fit. (Right-Top) current saturation curves overlaid with a two-term fit. (Right-Middle) resulting plot of the characteristic time from the two-term fit, and (Right-Bottom) the calculated ion mobility with voltage from the single-term fit. (Sight-Middle) resulting plot of the characteristic time from the two-term fit. Adapted from Mares et al. 2013. <sup>54</sup>
Figure 3. 8 Optical image of TiO <sub>2</sub> :pSi device with 50µm separated parallel contacts
<b>Figure 3. 9</b> (Top) SEM cross-section image of the full pSi layer along with elemental mapping of the Si, O, and Ti, throughout the layer. (bottom) The spectrum associated with the mappings.
<b>Figure 3. 10</b> XRD spectra over the range of 21° to 40°-2θ of the TiO <sub>2</sub> precursor annealed at different temperatures in pSi (blue) and on planar Si (red) as well as a bare Si substrate (green) for comparison
<b>Figure 3. 11</b> Raman spectra of TiO <sub>2</sub> annealed at 500°C in pSi (blue) and on cSi (red). The strong peak around 144cm <sup>-1</sup> in the TiO <sub>2</sub> on c-Si substrate corresponds to anatase. This peak is still present but much broader in the TiO <sub>2</sub> :pSi composite and is not observed at all in a bare pSi sample (black). The bare pSi sample was etched at different conditions (45mA/cm <sup>2</sup> ) with a thickness of 4.6µm
<b>Figure 3. 12</b> I/V curves collected by performing cyclic voltammetry on a TiO <sub>2</sub> :pSi device at the sweep rates indicated with maximum voltage amplitudes of 15V, 20V, 25V and 30V. Curves collected at higher sweep rates show the characteristic pinched hysteresis expected for memristor devices. All curves show evidence of a charge-storage component
Figure 3. 13 Current saturation curves collected on a TiO <sub>2</sub> :pSi device by applying constant voltage for 5 minutes. Voltages of 2V to 30V (2V steps) were applied. (a) currents collected from 2V to 12V, which exhibit almost entirely charge-storage behavior. (b) currents collected from 14V to 30V which show variable conductivity (memristive) behavior in addition to charge-storage.

- Figure 4.2 Images of typical samples during processing where (1-3) correspond to pSi processing steps for all electrodes, (4-6) correspond to an electrode prepared with 10mg/mL solution precursor (scale bar = 5mm), and (7-11) correspond to electrodes prepared with 50mg/mL solution precursor (scale bar = 5mm). (1) The initial pSi sample with an etched region of 7.54cm<sup>2</sup>. The silver colored regions are unetched Si (scale bar = 10mm). (2) The pSi sample cleaved to fit in the CVD tube furnace (scale bar = 5mm). (3) pSi after CVD carbonization. (4) 10mg/mL solution drop-cast and dried in air at RT with excess dried near the edges. (5) 10mg/mL sample after removal of excess precursor on edges with a damp cloth (dried precursor is water soluble). (6) 10mg/mL sample after annealing at 300°C. (7) 50mg/mL solution drop-cast and dried in air at RT. (8) The dried 50mg/mL film is thicker than the 10mg/mL electrode and flakes off with minimal disturbance. (9) 50mg/mL sample after excess precursor dried near the edges is carefully removed with a damp cloth. (10) 50mg/mL sample after annealing at 300°C. A loosely attached black particulate film is present on the surface. (11) This excess would not contribute to performance and is removed simply by blowing off with N<sub>2</sub>. Some of the NiO is not removed especially near the edges and may skew the effective mass loading......76

- Figure 4. 5 Cross-sectional EDX mapping of the (a) 10mg/mL and (b) 50mg/mL NiO:C-pSi electrodes showing uniform distribution of Si, Ni, O, and C throughout the pSi layers. (c) EDX spectra collected from line-scans at the middle of the cross-sectional images in (a) and (b) (red lines) (d top) XRD spectra of the 10mg/mL and 50mg/mL NiO:C-pSi electrodes with NiO peaks labeled on the 50mg/mL electrode spectra. All other peaks correspond to Si. (d bottom) XRD spectrum of a NiO powder prepared by annealing a large amount of the

- Figure 4. 9 (a) CV measurements of a 10mg/mL and 50mg/mL NiO:C-pSi electrode and a pure C-pSi electrode cycled at a reduced potential window of 340mV (vs. Ag/AgCl). The pure C-pSi electrode stores charge by the EDL mechanism while the NiO electrodes store charge by both pseudocapcitive and EDL mechanisms as indicated by the broad reversible reaction peaks. (b) Calculated average capacitance vs. cycle number for multiple samples of each device type tested in this study. The plot shows excellent consistency in device performance for devices of each type. The cycles correspond to the initial 100 stabilization CV cycles carried out at 20mV/s.
- Figure 4. 10 CV curves of increasing rate for NiO:C-pSi electrodes prepared with (left) 50mg/mL and (right) 10mg/mL precursor concentrations. Scan-rate ranges are indicated in the plots.

- **Figure A. 2** Histogram generated from concatenation of the data in Figure A.1. Prior to concatenation each data set in Figure A.1 was padded with multiple copies of itself to make the length of each individual data set a similar size so as not to give preferential weight to any of the individual data sets. The histogram is overlaid with a normal fit that agrees well with the data. The fitted mean is 68.9nm with a standard deviation of 23.6nm, and the data mean is 64.7nm with standard deviation of 24.8nm.
- **Figure A. 3** Plot of the average pore size of each sample determined by the method described for Figure A.1. Each data point corresponds to a different pSi sample. The error bars correspond to the standard deviation in the means between different analysis routines and magnifications for each sample. See description of Figure A.1 for details. This figure shows that there is good consistency in the average pore size between samples and that for each sample the processing parameters applied to the image prior to size analysis caused very little deviation in the final results.

#### CHAPTER 1

#### **INTRODUCTION**

Presented in this dissertation are the investigations of multiple and diverse applications of a nanocomposite materials system composed of porous silicon (pSi) and transition metal oxides (TMOs). The pSi is taken to serve two main functions: 1) to confine the growth of the TMO to the nanoscale regime and 2) to play an active role in device performance. The pSi films utilized in this dissertation are formed by electrochemical etching of crystalline Si (cSi) wafers, resulting in the formation of vertically aligned nanoscale pores embedded within the cSi substrates. The TMOs used throughout this body of work are nickel oxide (NiO) and titanium dioxide (TiO<sub>2</sub>), both of which are formed by thermal decomposition of solution-derived precursors which are previously deposited into the pSi pores. The primary application areas discussed here include nanoparticle synthesis, variable conductivity devices, and electrochemical energy-storage.

#### 1.1 Porous Si

pSi is a versatile, high-surface area material with applications in optics,<sup>1, 2</sup> energy,<sup>3-5</sup> sensing,<sup>2, 6-9</sup> and biology.<sup>10, 11</sup> It is characterized by the presence of numerous void spaces, or pores, present on a Si surface. These pores can range in size from nanometers to microns in diameter which in turn will directly impact the optical, chemical, mechanical, and electrical properties. Some methods for forming pSi include anodic etching, stain etching, metal assisted chemical etching (MACE), and magnesiothermic reduction of silicates.<sup>12</sup> Depending on the fabrication technique employed, the pores may exhibit a high degree of order and uniformity in size and morphology or they may show wide variability in these features.

In the work presented in this dissertation, all pSi is derived by anodic etching which is an electrochemical technique performed directly on a crystalline Si (cSi) substrate. Anodic etching is a relatively simple process that allows for a high degree of control over the final pore size and depth through simple setting of the etch parameters (current, etch duration, electrolyte concentration, Si type). The result is the formation of aligned cylindrical pores embedded within a Si substrate that are similar in morphology, length, and size. Using this method, a wide range of pore sizes (~1nm to >1 $\mu$ m) and surface areas (~100 to ~900m<sup>2</sup>/cm<sup>3</sup>) are possible.<sup>10, 13</sup> Figure 1.1 provides SEM cross-section images of pSi with widely varying pore sizes.



**Figure 1.1** Cross-section SEM images of pSi with different pore diameters dictated by the etching conditions. The left and middle images show the full pSi layers with pSi/Si interface at the bottom with cross-section pore sizes of about 40 and 100nm respectively. The right image is a close-up of a cross-section region of a pSi film with very small pores (<10nm diameter).

The process of anodic etching of Si takes place in an etch cell as depicted in **Figure 1.2**. In the figure, a Si wafer is placed on top of an Al-backplate which serves as an electrical contact between the Si and the positive terminal of the power supply. An electrolyte container constructed of polytetrafluoroethylene (PTFE) is placed on top of the Si and filled with a hydrofluoric acid (HF) electrolyte. An opening in the bottom of the container allows contact between the electrolyte and the Si surface. A Pt counter-electrode is also submerged in the electrolyte solution and connected to the negative terminal to complete the circuit.



Figure 1. 2 Schematic depiction of the pSi etching set-up.

Applying a positive bias to Si (w.r.t. the Pt-electrode) will cause valence band holes  $(h^+)$  to migrate towards the Si/HF interface. The arrival of  $h^+$  to Si surface atoms will allow F<sup>-</sup> ions to penetrate an otherwise passivating hydride surface layer and bond to associated Si surface atoms. The Si—F bond is highly polar due to a significant difference in electronegativities: 1.90 and 3.98 for Si and F, respectively. Thus, once an initial Si—F bond is established rapid nucleophilic attack of the Si surface atom by additional F<sup>-</sup> ions takes place, liberating the Si atom from the bulk.

There are two primary regimes for the corrosion of Si via anodic etching: *electropolishing* and *pore formation*. Electropolishing occurs at high bias when the arrival of  $F^-$  ions to the Si surface is slow compared to the arrival of the  $h^+$ . This occurs at high currents and/or low electrolyte concentrations. To compensate for the lack of  $F^-$ , the Si will oxidize and form an oxide layer which is easily removed in solutions of HF. If a pSi layer has been previously formed then electropolishing can be used to producing free-standing pSi films.

In the pore formation regime,  $F^-$  diffusion to the Si surface keeps pace with the arrival of  $h^+$  and the corrosion process follows the half-reaction in **Equation 1.1** to form cylindrical voids in the Si surface.

$$Si + 6F^- + 2H^+ + 2h^+ \rightarrow SiF_6^{2-} + H_2$$
 1.1

The role of H in the process is to provide a passivation layer on the Si surface which prevents removal of Si by F<sup>-</sup> unless a positive bias is applied. This passivation layer occurs automatically in the electrolyte while no bias is applied. When bias is applied, the competing mechanism of etching and passivation causes pore formation and is largely responsible for the resulting pore morphology. The discussion presented above is only meant to provide some initial insight into the anodic pSi formation mechanism. For a more rigorous treatment, including the role of the passivation layer, as well as the dependence on bias, electrolyte concentration, Si type and doping concentration, and crystal-face dependence, the reader is referred to Sailor<sup>14</sup> and Canham.<sup>12</sup>

#### 1.2. Transition-metal oxides

Oxides of the transition metals, elements with partially filled d-orbitals, are a diverse class of materials and include semiconductors (TiO<sub>2</sub>, WO<sub>3</sub>), insulators (NiO, MnO, CoO), conductors (TiO, VO, RuO<sub>2</sub>), superconductors (YBa<sub>2</sub>Cu<sub>3</sub>O<sub>7</sub>, La<sub>2-x</sub>Sr<sub>x</sub>CuO<sub>4</sub>), as well as materials that exhibit metal-insulator-transitions (VO<sub>2</sub>, Ti<sub>2</sub>O<sub>3</sub>, NbO<sub>2</sub>). In addition to the electronic properties they also include ferromagnetic (CrO<sub>2</sub>, SrRuO<sub>3</sub>) and antiferromagnetic (NiO, MnO) materials, piezoelectrics (PbZr<sub>x</sub>Ti<sub>1-x</sub>O<sub>3</sub>), materials that exhibit giant magnetoresistance (La<sub>1-x</sub>Sr<sub>x</sub>MnO<sub>3</sub>), and catalytic, chemiresistive, and electrochemically active materials (LiCoO<sub>2</sub>, LiMnNiCoO, NiO, MnO<sub>2</sub>, RuO<sub>2</sub>, ZrO<sub>2</sub>, TiO<sub>2</sub>).<sup>15</sup> These materials have been implemented for a variety of applications such as Li-ion battery electrodes,<sup>16, 17</sup> pseudocapacitor electrodes,<sup>18-21</sup> sensors,<sup>22-24</sup> catalysis,<sup>25, 26</sup> photovoltaics,<sup>27, 28</sup> superconductors,<sup>29</sup> resistive memory,<sup>30-34</sup> optical modulators,<sup>35</sup> and

piezoelectric actuators.<sup>34, 36, 37</sup> Much focus in fabrication of transition-metal oxides (TMOs) is in their development at the nanoscale, as materials in this regime can exhibit properties that deviate from their bulk counterparts and provide a method of tuning device properties and opening up new application spaces. For instance, nearly all resistive memory devices are based on ion conduction, and only at the nanoscale are ion migration time scales usable for practical devices.<sup>34</sup> Another instance for nanoscale applications of TMOs is when charge-transfer across an interface is a fundamental process for device operation – batteries, pseudocapacitors, chemical and gas sensors. For such devices, increasing the surface area through nanostructuring can have a direct impact on device performance.<sup>37-39</sup>

# Nickel Oxide

Nickel oxide (NiO) is the primary TMO used throughout this dissertation. In bulk, NiO is a wide bandgap ( $E_g \approx 4.0$ eV) material.<sup>40</sup> Stoichiometric NiO is insulating, but exhibits intrinsic p-type conductivity through the introduction of Ni-vacancies.<sup>41</sup> At the nanoscale, electronic and ionic conduction of NiO as well as its active surface area can be enhanced over that of bulk NiO, and in the last few decades, nanostructured forms have been investigated for applications such as battery and supercapacitor electrodes,<sup>18, 42-46</sup> chemical and gas sensors,<sup>47-49</sup> catalysis,<sup>50</sup> electrochromic thin-films,<sup>51, 52</sup> and resistive memory devices.<sup>53-55</sup>

A number of conventional fabrication methods for deriving metal oxides have also been employed to form NiO nanomaterials. These can largely be divided into physical or chemical methods. Physical methods are considered those that employ a vapor/gas phase to directly deposit and/or form NiO. Since NiO is the direct product of these processes a final heat-treatment step is not required to form NiO, as is typical of the chemical methods. Nonetheless, a heat-treatment step is often performed to improve crystallinity and/or sinter the product. The physical processes include methods such as sputtering,<sup>56</sup> metal-organic chemical vapor deposition (MOCVD),<sup>55, 57, 58</sup> laser ablation,<sup>59, 60</sup> and thermal evaporation.<sup>61</sup> For nanomaterials, these methods can usually be implemented to result in the formation of highly controllable, high-purity, nanocrystalline thin-films. The disadvantage of these methods is that system complexity and the need for precision equipment can become cost prohibitive.

Chemical routes on the other hand are more cost-effective than the physical methods. These are also more amenable to producing a wider variety of dispersible nanostructures as well as thin-films. To a large extent, the various chemical methods follow similar steps for deriving NiO materials which includes 1) preparation of a solution, 2) precursor formation from the solution, and 3) thermal decomposition of the precursor to form NiO. Various methods have been used to prepare and/or deposit the solution/precursor which includes sol-gel,<sup>62-64</sup> solvo-thermal,<sup>50, 65</sup> precipitation,<sup>66</sup> electrochemical deposition,<sup>18</sup> spray-pyrolysis,<sup>67</sup> spin-coating,<sup>64</sup> and dipcoating/chemical bath deposition.<sup>56, 64</sup> Nearly all of the chemical-based methods require a final heat-treatment step to form NiO, and so regardless of the particular chosen route, these methods can collectively be classified as thermal decomposition methods.<sup>68-72</sup> The choice of temperature for the thermal decomposition step will have a direct impact on the final NiO product. A minimum temperature of 250°C to 300°C is usually required to form NiO from its precursor, but a general rule is that higher quality, low defect, sintered crystals are produced at higher temperatures while the smallest nanoparticles are produced at lower temperatures.

#### 1.3 Initial discussion of NiO preparation method used throughout this work

In this dissertation, NiO is derived by thermal decomposition of a Ni-acetate precursor. This section provides some initial studies and discussion on the development of this precursor and the formation of NiO. Throughout the work presented in this dissertation, the NiO precursor is developed by dissolving Ni-acetate tetrahydrate (NAT) into 2-methoxyethanol (2MOE) resulting in the formation of a green solution. **Figure 1.3**a shows this solution when 1g of NAT has been

dissolved in 20mL of 2MOE (50mg/mL). The initial NAT was dissolved by adding it to the 2MOE and heating the mixture on a hot-plate set at 60°C for 1hour while stirring with a magnetic stir bar at 300RPM. Allowing the solution to dry at room temperature results in the whitish green precipitate in **Figure 1.3**b. This precipitate appears identical in color to the initial NAT (not pictured) prior to its being dissolved in 2MOE.



Figure 1. 3 (a) NiO precursor solution prepared by dissolving 1g of NAT in 20mL of 2MOE. (b) the remaining precipitate after allowing the solution in (a) to dry in air at RT.



Figure 1. 4 powders of the precursor heated to the indicated temperatures.

A series of powders were prepared by pulverizing the precipitate from a solution of the precursor in a mortar and pestle. These powders were then heated to various temperatures up to 300°C (**Figure 1.4**). In the figure, the *Dried* powder was just the pulverized precipitate without any heating. The 60°C powder was prepared by heating the *Dried* powder to 60°C on a hot-plate for 1hr in air. There appears to be almost no visible difference in the *Dried* and 60°C powders. At temperatures of 100°C to 300°C the samples were heated to their respective temperatures in a furnace for 6hrs in air. At 100°C the powder is a vibrant green color, while at 250°C the powder is a darker, yellowish green. At 275°C and 300°C the powders appear in the image to be black but upon close inspection they were actually a very dark green.

These samples were all investigated by XRD on a Rigaku Smart Lab XRD system using a Cu-K $\alpha$  source with  $\lambda = 1.54058$ Å (Figures 1.5 and 1.6). The XRD spectra from the *Dried* powder (red) and 60°C powder (green) from Figure 1.4 along with a spectra from the NAT, prior to dissolving in 2MOE, are shown in Figure 1.5. All spectra in Figure 1.5 are nearly identical indicating that the precipitate is in fact just recrystallized NAT. Figure 1.6 shows the XRD spectra collected from the powder samples in Figure 1.4 heated from 100°C to 300°C. From the powder heated to 100°C there is a complete loss in the NAT crystal structure with very broad peaks located at ~25°, 40°, and 60° - 2theta. At 250°C a similar XRD pattern is still observed but there does appear to emerge small NiO (111) and (200) peaks (ICDD 47-1049). These peaks are expected to form for NiO in the NaCl crystal structure. Heating at 275°C, these and additional NiO peaks [(220), (311), and (222)] are clearly present, and at 300°C they become even more prominent.



**Figure 1.5** XRD spectra collected from NAT powders before dissolving in 2MOE (blue), after dissolving in 2MOE and recrystallizing once solvent is evaporated at room temperature (red), and after heating the recrystallized powder to 60°C for 1hour (green). The red and green spectra are from the Dried and 60°C powders shown in Figure 1.4.



**Figure 1.6** XRD spectra of the powders from Figure 1.4 heated to temperatures of 100°C to 300°C. The labelled peaks correspond to NiO lattice planes in the NaCl crystal structure.

**Figure 1.7** shows the results of thermogravimetric analysis (TGA) of NAT powder heated in air up to 400°C at a ramp rate of 5°C/min. The first mass loss step of 26.5% begins at temperatures just above 60°C and is mostly complete by 100°C. This mass loss is likely attributed to the dehydration of NAT, resulting anhydrous Ni-acetate.<sup>73</sup> Comparing to the XRD spectra, this is associated with the loss of a well-defined crystal structure at 100°C. The subsequent gradual mass loss of 7.5% may be due to continued evaporation of residual H<sub>2</sub>O. The 26% and subsequent 8.3% mass loss steps are associated with the formation of NiO and the removal of the remaining precursor constituents. A total remaining mass of 31.7% of the original mass is near the ideal 30% expected for the formation of NiO from NAT. From the XRD and TGA data it is concluded that dissolving NAT in 2MOE will result in the reformation of NAT when the solvent is evaporated at room temperature and that formation of NiO will begin to occur between 250°C and 300°C.



**Figure 1. 7** TGA curve of nickel acetate tetrathydrate powder showing the calculated percent mass loss steps along with the likely remaining chemical constituents.

## 1.4 Methods

The following is a brief description of some of the techniques used for characterization and analysis in the subsequent chapters of this dissertation.

Porosity measurement by effective medium approximation

Porosity (*P*) of a porous material is the ratio of the total pore volume ( $V_p$ ) to the total volume ( $V_T$ ). In the work here, the porosity of pSi is determined by an effective medium approximation. The method is based on the fact that the effective refractive index of the pSi ( $n_{pSi}$ ) layer is due to the refractive index of the relative amounts of the individual constituent materials (Si and air). Air is assumed to fill the void spaces (pores). According to the Bruggeman effective medium model, a layer containing two constituent components is related to the refractive index of each of the components by **Equation 1.2**.<sup>14</sup>

$$P\left[\frac{n_{air}^2 - n_{pSi}^2}{n_{air}^2 + 2n_{pSi}^2}\right] + (1 - P)\left[\frac{n_{Si}^2 - n_{pSi}^2}{n_{Si}^2 + 2n_{pSi}^2}\right] = 0$$
1.2

 $n_{air} \approx 1$  and  $n_{Si} \approx 3.8$  for wavelengths used in measurements here.<sup>14</sup>  $n_{pSi}$  is found by experiment.

 $n_{pSi}$  of a single-layer pSi film is easily determined by thin-film reflectance measurements. This method employs a white light source and detector situated normal to the surface. Fringes are produced in the reflectance spectrum due to the interference of light reflecting from the pSi surface and the pSi/Si interface. The condition for constructive interference is given by **Equation 1.3**.

$$m\lambda = 2n_{pSi}L$$
 1.3

*m* is an integer that represents the spectral order of the peak/fringe,  $\lambda$  is the optical wavelength at the fringe maxima and *L* is the thickness of the pSi layer. The factor 2 arises because the path of the beam reflected off the pSi/Si interface travels a distance of 2*L* in the pSi layer. According to **Equation 1.3**, the reflectance fringe maxima will be periodic in  $1/\lambda$  [cm<sup>-1</sup>]. The value of  $2n_{pSi}L$ can be determined from the slope of the line from a plot of *m* vs.  $1/\lambda$  or by performing an FFT on the spectra after replotting vs.  $1/\lambda$ . From  $2n_{pSi}L$ ,  $n_{pSi}$  can be determined once *L* has been measured. For additional details on this technique to determine pSi porosity see Sailor.<sup>14</sup>

#### X-ray diffraction

X-ray diffraction (XRD) is one of the most common techniques implemented in materials analysis for determining the crystal structure of a material. It is also commonly used for estimating the size of nanocrystals via the well-known Scherrer's equation. In a simple Bragg-Brentano XRD system, an X-ray beam of constant wavelength is emitted from a source over a range of angles. The beam is incident upon, and reflects off of a sample while a detector is also present. The detector follows the position of the reflected beam, and when the incident/reflection angle corresponds to a Bragg angle, a peak is detected in the intensity of the beam.

The simple explanation for the presence of these peaks is usually described by considering two lattice planes to be reflecting planes separated a distance d apart. In this case, a monochromatic x-ray beam incident on each surface will partially reflect off each plane at the

same angle. The reflected beams will constructively interfere when the total path difference between them is equal to an integer multiple (*n*) of the wavelength ( $\lambda$ ) of the incident beam. This condition for constructive interference is given by the Bragg equation (**Equation 1.4**) where  $\theta_B$  is denoted as the Bragg reflection angle.

$$n\lambda = 2dSin(\theta_B)$$
 1.4

Similarly, the condition for destructive interference between two planes, when the reflected beams are 180° out of phase, is given by **Equation 1.5**.

$$(n+\frac{1}{2})\lambda = 2dSin(\theta_d)$$
 1.5

Where  $\theta_d$  is the angle of destructive interference.

If the Bragg condition is satisfied for any two adjacent planes in a family of planes, then it is valid for all planes in that family, since the path difference between all reflected beams will be some integer multiple of  $\lambda$ . Therefore, the intensity of the resulting Bragg peak will, to first order, be proportional to the number of reflecting planes. This situation however, is not true for any other angle. In fact, as the number of planes increases, then the range of angles at which destructive interference occurs will increase as well, and reduce the width of the Bragg peaks. This idea is the basis for size analysis via Scherrer's method.

To expound on this idea, an example is given similar to that found in Hammond.<sup>74</sup> If a 1D crystal of *m* equally spaced planes is considered, then at some angle that is a 'small' deviation from  $\theta_B$  the condition for destructive interference will occur between reflections off the top plane and the plane half-way into the crystal (i.e. plane *m*/2). Representing the deviation from  $\theta_B$  at which this occurs as  $\delta\theta$  and plugging in for plane *m*/2, **Equation 1.5** can be restated as:

$$\left(\frac{m}{2}\right)\lambda + \frac{\lambda}{2} = \left(\frac{m}{2}\right)2dSin(\theta_B + \delta\theta)$$
 1.6

If this condition is satisfied between planes 1 and m/2, then at this same angle it will also be satisfied between planes 2 and 1+m/2, 3 and 2+m/2, and so forth, all the way through the crystal. Therefore, at angles of  $\theta_B + \delta \theta$ , complete destructive interference will occur for the whole crystal. **Equation 1.6** can be expanded by the trigonometric identities and simplified by considering the small angle approximations  $Sin(\delta \theta) = \delta \theta$  and  $Cos(\delta \theta) = 1$  which results in

$$\left(\frac{m}{2}\right)\lambda + \frac{\lambda}{2} = \left(\frac{m}{2}\right)2d[Sin(\theta_B) + Cos(\theta_B)\delta\theta]$$
 1.7

The terms  $(m/2)\lambda$  and  $(m/2)2dSin(\theta_B)$  on the LHS and RHS, respectively, are just the terms of the Bragg equation which cancel and **Equation 1.7** simplifies to

$$\frac{\lambda}{2} = \left(\frac{m}{2}\right) 2d[\cos(\theta_B)\delta\theta]$$
 1.8

Which can be rearranged:

$$md = \left(\frac{\lambda}{2\delta\theta \, Cos(\theta_B)}\right) \tag{1.9}$$

Recognizing that *md* is the thickness, *t*, of the crystal, a relationship between  $\theta_B$ , the peak width,  $2\delta\theta$ , and *t* is established.

$$t = \left(\frac{\lambda}{2\delta\theta \, Cos(\theta_B)}\right) \tag{1.10}$$

In practice, the full-width-half-max value ( $\beta$ ) is used instead of  $2\delta\theta$ . These values are nearly identical and peak fitting routines usually return width values in terms of  $\beta$ . Additionally, since  $2\delta\theta$  is the angle at which the reflection intensity is zero, it can be somewhat ambiguous to measure.

$$t \approx \left(\frac{\lambda}{\beta \, Cos(\theta_B)}\right) \tag{1.11}$$

**Equation 1.11** is only valid for 1D crystals. To account for real 3D crystals, a proportionality shape factor, k, is used with **Equation 1.11**. Calculated values of k can be found in the literature.<sup>75</sup> As a final note, Scherrer's equation is simple to implement but at best can only be accurately applied to crystallites less than a few hundred nanometers where line broadening can effectively correlate to crystallite size. Additionally, no information on the distribution of crystallite size can be extracted using this method as only a single-value is calculated, taken to be an average size. For a more thorough discussion of the topics of XRD crystallography and Scherrer's equation, the reader is referred elsewhere.<sup>74, 75</sup>

#### Optical absorption

In Chapter 2, UV-vis absorbance measurements are presented for NiO nanoparticles suspended in solution from which an estimation of their bandgap energy is made. In this section a brief description for the analysis of the energy bandgap from optical absorption is provided. The reader is referred to other texts for more rigorous discussion on this topic.<sup>76, 77</sup>

The transmittance, T, of electromagnetic radiation through a medium of thickness L is given by  $T = I(L)/I_0$  where  $I_0$  is the incident intensity and I(L) is the intensity at L, after passing through the medium. T is related to the absorbance (A) of the medium through Beer's law:

$$A = -Log_{10}[T] 1.14$$

Where *A* represents how much the radiation has been attenuated by passing through the medium. The attenuation can be due to reflection, absorption, and scattering. If the scattering losses are minimal in comparison to the total attenuation, and the reflection contribution can be eliminated by first performing an experiment on a control sample, then A will be related to the optical absorption coefficient ( $\alpha$ ) through:

$$A = \frac{\alpha L}{Ln(10)}$$
 1.16

where  $\alpha L$  is the optical density and is related to T through  $\alpha L = -Ln[T]$ .

When electromagnetic radiation is incident on a semiconductor or insulator, then for photon energies greater than and near the band edge, absorption will be associated with an electron transition from the valence band to the conduction band. Therefore, the absorption spectrum of a sample provides a simple means for estimating its bandgap. For direct bandgap materials, such as NiO, with parabolic dispersion near the band-edge, the absorption,  $\alpha$ , will increase proportional to the square root of the photon energy for energies above and in the vicinity of the bandgap

$$\alpha[hv] \propto \left(hv - E_g\right)^{1/2}$$
 1.17

where *h* is Planck's constant, *v* is the photon frequency, and  $E_g$  is the bandgap. Therefore, the linear region of a plot of  $\alpha^2$  vs. *hv* in the vicinity  $E_g$  can be extrapolated and its intersection with the energy-axis will correspond to the  $E_g$ .

#### CHAPTER 2

# NICKEL OXIDE GROWTH WITHIN POROUS SILICON BY THERMAL DECOMPOSITION OF NICKEL ACETATE PRECURSOR

In this chapter, the preparation of NiO produced by thermal decomposition of a Ni-acetate precursor deposited into pSi pores, is presented. NiO formation in pSi is initially studied over a range of annealing temperatures (300°C to 1100°C) with pSi films of the same average pore size (64nm diameter). X-ray diffraction (XRD) analysis was employed to confirm the crystal structure of the NiO and to estimate the average NiO crystallite size. The average crystallite size showed a dependence on decomposition/annealing temperature, increasing from approximately 10nm to more than 100nm. SEM image analysis confirmed the trend and provided reasonable confirmation of these XRD-determined sizes. It was also observed that when annealing at temperatures of 800°C and above, oxidation of the pSi occurs. At temperatures of 900°C to 1100°C significant deformation of the pores, due to oxidation, allowed the average NiO crystallites to grow larger than the original average pore size. The NiO crystallites grown in pSi are compared to NiO prepared on crystalline Si (cSi) substrates by thermal decomposition of the precursor over the same temperature range. These showed a distinctly different trend in the resulting NiO crystallite size vs. anneal temperature, and overall were larger than their pSi-grown counterparts.

A second study was conducted for NiO grown by the same process in pSi films with different average pore sizes (20 to 57nm diameters) heated to the same temperature of 700°C. The average NiO crystallite size was found to increase with average pSi pore size from 12nm to 26nm based on analysis of the XRD spectra. It was then demonstrated that NiO can be removed from the pSi by dissolution of the Si in an alkaline solution. Elemental mapping of liberated NiO using

a transmission electron microscope (TEM) with energy-dispersive x-ray spectroscopy (EDX) capabilities revealed crystallites to be composed of Ni and O, confirming successful removal of the NiO from the pSi. Furthermore, the fundamental optical bandgap energies of the extracted NiO crystallites were estimated from their absorption spectra, ranging in value from 3.90eV to 3.72eV, within the range of bandgap values often reported for NiO.<sup>63, 78, 79</sup>

## 2.1 Introduction

Some fabrication techniques for NiO nanomaterials and their potential application areas were presented in **Section 1.2**. To briefly reiterate, NiO nanomaterials have been explored for a wide range of applications including battery and supercapacitor electrodes,<sup>18, 42-46</sup> chemical and gas sensors,<sup>47-49</sup> catalysis,<sup>50</sup> electrochromic windows,<sup>51, 52</sup> and resistive memory devices.<sup>53-55</sup>

Fabrication techniques for depositing NiO nanomaterials have included both physical and chemical methods such as sputtering,<sup>56, 78, 80</sup> laser ablation,<sup>59</sup> MOCVD,<sup>55</sup> electrochemical deposition,<sup>18, 43, 44</sup> chemical bath deposition,<sup>56</sup> spray-pyrolysis,<sup>67</sup> and spin-coating.<sup>63</sup> The physical methods are attractive for producing nanocrystalline and nanoporous films, but these can be more costly compared to chemical/solution-based methods due to high equipment costs. Furthermore, production of other nanostructures using physical techniques will usually require additional measures, such as the implementation of a template on which NiO can be deposited.<sup>57</sup> In contrast, chemical processes are less costly and more amenable to direct production of novel nanostructures and singulated/dispersible nanoparticles in addition to thin-films.<sup>56, 65, 66, 69, 81</sup> Additional techniques such as electrospinning,<sup>46</sup> magnetically-assisted deposition,<sup>47</sup> or implementation of templates can been employed to develop more novel nanostructured materials as well as provide another measure of control over the dimensions.<sup>82-84</sup>

For most of the chemical methods a final thermal decomposition step of at least 250°C to 300°C is necessary to convert the precursor material to NiO.<sup>18, 42, 49, 59, 63, 83, 85</sup> In general, low

temperature annealing (<500°C) results in NiO with increased defect densities and active surface sites, while higher temperatures produce higher quality NiO - i.e. improved crystallinity and reduced defects and impurities.<sup>65, 68, 72, 86</sup> This can directly influence the optical, electronic, chemical, and magnetic behavior of the nanoparticles. Even so, enhanced defect densities might be favorable, as in the case of electrochemical energy-storage and chemical sensors in which crystalline defects may serve to provide enhanced conduction and increase the number of surface reaction sites.<sup>44, 59, 78, 86-89</sup> Additionally, the final NiO grain size is largely dependent on the anneal temperature and in many studies, to maintain NiO with grain sizes less than ~50nm it is desirable to keep annealing temperatures below 500°C.<sup>65, 72, 83, 85, 86, 90, 91</sup> Furthermore, when singulated/ dispersible or high-surface area nanomaterials are desired, such as nanoparticles and porous films, then low annealing temperatures are needed to prevent sintering. Therefore, a robust method capable of producing nanoparticles over a wide range of temperatures and sizes would be beneficial for adapting to the requirements of the various applications. In this respect, template-based approaches provide a promising path for producing NiO nanomaterials over a wide range of anneal temperatures while providing control over the final dimensions.

In general, templates are used to impart dimensional aspects of their structure onto other materials often by growth or deposition of the other materials into, around, or on top of the templating structure. In selecting a template, a number of factors are considered such as ease of template fabrication, the level of control over dimensional parameters of the template, the durability of the template under additional processing conditions, and the ability to remove the template from the templated material if needed. Numerous materials have been employed as templates for NiO including polymers, surfactants, porous anodic aluminum oxide/membranes (AAO or AAM), and pinewood.<sup>52, 81, 83, 84, 92, 93</sup> One of the most common template materials is AAO because it is durable and cheap, and it exhibits highly uniform nanoscale pores. Templates

such as AAO are good candidates for producing nanostructures as a they are capable of withstanding high temperatures and can be removed by dissolving in alkaline solutions. Additionally, it is simple to vary AAO over a wide range of pore sizes.<sup>83, 93-95</sup> Similar to AAO, anodically etched pSi is reasonably inexpensive, durable at high temperatures, easy to produce over a wide range of selectable average pore sizes, and can be removed in basic solutions, but its real promise over AAO is the path it provides for direct development of Si-integrated devices and materials as demonstrated in the subsequent chapters of this dissertation.<sup>54, 96, 97</sup>

In this chapter a systematic study on the growth of NiO within pSi films is presented. The reported process employs the thermal decomposition of a precursor deposited in pSi host templates. The process is shown to provide a measure of control over the size of the resulting nanoparticles through predetermined selection of the average pSi pore size. The pores are assumed to limit the size of nanoparticles by both physically restricting their growth and by limiting the amount of precursor available for formation into particles. Due to the size limiting effects of the pores, the average diameter of the NiO particles is restricted to sizes below the average pore size even at high temperatures (> 500°C).

Two separate studies were carried out to investigate aspects of the growth of NiO within pSi. In the first study, the effect of pSi to limit NiO growth over a range of annealing temperatures (300°C to 1100°C) was investigated using pSi films of the same average pore size (64nm diameter). In the second study, pSi films with different average pore sizes (~20nm to 57nm diameter) were used as templates while NiO was formed in each pSi film by annealing the precursor at 700°C. It is also shown here that once the NiO:pSi nanocomposites are prepared, it is possible to extract the NiO nanoparticles by dissolving the pSi in an alkaline solution.

# 2.2 Effect of annealing temperature on growth of NiO in porous Si

## Fabrication

#### Porous Si

All pSi films were etched from (100) n<sup>+</sup>-type Si wafers (Sb-doped, 0.01  $\Omega$ -cm). The etching solution was composed of 12.5% v/v HF (48-50% aqueous), 87.4% deionized water, and 0.1% NCW-1001 (30% w/w polyoxyalkylene alkyl ether). The standard anodic etching process described in Chapter 1 was carried out using a Keithley 2425 source-meter and custom LabVIEW routines. Each pSi film was etched at 25mA/cm<sup>2</sup> for 600s, producing porous layers approximately 7µm thick with an average pore opening diameter of 64nm. Prior to etching the sample layer, a sacrificial layer was etched into each wafer and then removed. This process was performed to minimize the necking phenomenon.<sup>14</sup> To elaborate, during pore formation, pores often widen to a near constant size as they propagate into the Si wafer. This results in pore openings that are smaller than the diameter of the pores just below the surface. To minimize this effect, the initial porous layer can be removed by applying a sufficiently high current that causes electropolishing of the surface. The electropolishing process performed here involved applying an initial current of 25mA/cm<sup>2</sup> for 30 seconds to form the sacrificial porous layer and then applying three high-current pulses of 275mA/cm<sup>2</sup> for three seconds each, which fully removes the layer. After removal of the sacrificial layer, the sample layer can be etched. Each step in this process was performed immediately after the preceding step without any replacement of the electrolyte or removal of the Si wafer.

#### *NiO precursor preparation, deposition, and heat-treatment*

The NiO precursor solution was prepared by dissolving nickel acetate tetrahydrate (NAT) into 2methoxyethanol (2MOE) at a concentration of 50mg/mL (NAT/2MOE). The solution was stirred at 350RPM using a magnetic stir bar on a hot-plate set at 60°C for 1 hour to ensure complete dissolution of the NAT. Deposition of NiO into the pSi films was accomplished by submerging each film in 15mL of the precursor solution and evaporating out the solvent at 65°C on a hot-plate (18 to 24h). This process allows the precursor to precipitate into the pores. **Figure 2.1** shows cross-sectional SEM images of pSi before and after the precursor was deposited, demonstrating that the pores are nearly completely filled with the precursor. Following deposition of the precursor, the pSi films were then cleaved to get multiple samples from a single pSi film. Afterwards, each cleaved sample was annealed in air to a set maximum temperature (ramp rate of 12°C/min) and held at this temperature for 2hrs before passively cooling back to room temperature. Maximum temperatures ranged from 300°C to 1100°C. Next, the pSi surfaces were lightly polished by hand with 0.3µm grain alumina lapping films to remove any superficial NiO.



**Figure 2. 1** Cross-section SEM images of pSi oriented with the pSi/air interfaces (out of view) on the top and the pSi/Si interfaces on the bottom: (a) before and (b) after NiO precursor deposition but prior to annealing. Near maximum filling of the pores is shown in (b). From Fain et al. 2015.<sup>79</sup>

The NiO crystallites formed inside the pSi films were compared to NiO formed on planar cSi substrates annealed over the same temperature range. These control samples were prepared by spin-coating the precursor solution onto the substrates at 2500RPM for 1min. The samples were then baked at 100°C for 1min to dry and remove residual solvent. Ten iterations of this spin-bake process were performed on each sample. After the cSi samples were coated, they were annealed alongside their pSi counterparts. It is noted that later experiments showed that only a single iteration of the spin-bake process was necessary as the dried precursor re-dissolves when additional precursor solution is added in the subsequent iterations.

#### Characterization

In this study, characterization of the pSi pore size was accomplished by using the image analysis software ImageJ (Rasband 1997-2014), on scanning electron microscopy (SEM) images of the pSi films. SEM images were collected on a Raith eLine tool. Characterization of NiO was performed by XRD and SEM image analysis. XRD was performed on each sample at the Center for Nanophase Materials Science (CNMS) at Oak Ridge National Laboratory using a PANalytical X'Pert Pro Powder Diffractometer with a Cu-k $\alpha$  x-ray source (k $\alpha_1 \lambda = 1.540598$ Å). As discussed in **Section 1.4**, a common technique to estimate the size of nanocrystallites from XRD data is to employ Scherrer's equation,

$$D = \frac{k\,\lambda}{\beta\,Cos(\theta)}\tag{2.1}$$

relating the diameter of a nanocrystal D to the width of the diffraction peak where  $\theta$  is the Bragg reflection angle in radians,  $\lambda$  is the x-ray wavelength, and  $\beta$  is the full-width-at-half-maximum of the peak in the diffraction pattern. In the equation, k is a unit-less shape factor.

#### Results

#### Pore Size Analysis

The specific details on the analysis of pSi pore size for this study are provided in Appendix A. A brief summary is provided here. Approximating the surface pore opening to be circular, image analysis on multiple images from multiple samples revealed pores to be normally distributed with a mean diameter of approximately 64nm and standard deviation of about 25nm. A typical example is provided in **Figure 2.2**, which shows a low magnification image with many pores in the field of view. The distribution of pore opening diameters determined by image analysis is shown in **Figure 2.2**b. The overlaid blue curve is the normal fit to the data.



**Figure 2. 2** (a) Low magnification SEM image of the pSi surface. (b) Distribution of pore diameters in (a) with a normal fit (blue line) overlaid. See Appendix A for more details.

## X-ray Diffraction

**Figure 2.3**a shows XRD spectra collected over the range of  $20^{\circ}$  to  $70^{\circ} 2\theta$  for NiO prepared in pSi and on planar cSi substrates after annealing at 700°C. XRD spectra for bare pSi and cSi samples (i.e., without NiO deposition) are also shown for comparison. The data are plotted on a  $log_{10}$  scale for ease of visually comparing the peaks in the plots. The samples with NiO exhibit peaks at  $37.3^{\circ}$ ,

43.3°, and 62.9° 2θ corresponding to the (111), (200), and (220) peaks, respectively, of NiO in the expected cubic rock-salt crystal structure (ICDD 47-1049). For these samples, the largest peak is the (200) peak, and the intensity of this peak is much higher for the NiO annealed on planar cSi compared to the NiO annealed in pSi. This is expected, as more NiO is exposed to the beam on the cSi substrates than in the pSi films. Comparison of the XRD spectra for samples with and without NiO suggests that all other peaks are identified with Si/pSi.

Figure 2.3b shows the XRD spectra of the (200) peak of NiO in pSi (right) and on planar cSi (left), annealed at various temperatures. For ease of comparison, these spectra have been background subtracted and offset from each other. For both sets of spectra, the (200) peak tends to become sharper and increase in intensity with increasing temperature. There is a slight deviation in this trend for NiO on cSi at 800°C, but this is likely due to the fact that this sample was cleaved to a smaller size than the others, decreasing the total amount of exposed NiO and reducing the peak height. Nonetheless, it is not the height directly, but rather the width of the peak that is considered for calculation of the particle size from Equation 2.1. There is also obvious  $k\alpha_1$  and  $k\alpha_2$  peak splitting at the higher temperatures for NiO on cSi. Though the splitting is not obvious in the NiO:pSi spectra, the k $\alpha_2$  peak is still present but the peak widths are large and overlap occurs. Finally, the NiO:pSi spectra exhibits a Ni-metal (111) peak at 44.5° 20 that increases with temperature. A possible reason for this may be that the Si behaves as an oxygen sink as temperature increases, depleting the NiO of enough oxygen such that regions of metallic Ni form. If this is the case, then it would be expected that the Ni peak would be more prominent in NiO samples formed in pSi as the surface area contact between NiO and Si is much greater than for NiO formed on planar cSi. This is indeed what is observed here.


**Figure 2. 3** (a) XRD spectra of NiO annealed at 700°C on a planar cSi wafer (blue) and in pSi (red) with the NiO (111), (200), and (220) peaks labeled. XRD spectra of cSi and pSi are also provided for comparison. (b) XRD spectra of the NiO (200) peak on planar cSi (left) and in pSi (right), annealed at various temperatures. (c) Plot of the estimated NiO crystallite size vs. anneal temperature, calculated from application of eqn. (2.1) to the (200) peaks in (b). The curves are guides-to-the-eye and do not represent a fit of the data. Adapted from Fain et al. 2015.<sup>79</sup>

# Size analysis of NiO crystallites grown on planar cSi substrates

Lorentzian peaks were fit to the NiO (200) k $\alpha_1$  and k $\alpha_2$  peak components in all spectra in **Figure 2.3**b. The relevant calculated fit parameters of the k $\alpha_1$  peak component were then applied to **Equation 2.1** to estimate the NiO crystallite size. The shape factor, *k*, set to a value of ~0.9 in **Equation 2.1**.<sup>75</sup> **Figure 2.3**c provides a plot of the calculated NiO crystallite size vs. anneal temperature for NiO annealed on planar cSi wafers (blue) and in pSi (red). For NiO on planar cSi, the XRD calculated crystallite size increased only slightly in diameter from ~15nm at 300°C to 40nm at 500°C. At 700°C, the calculated crystallite size increased more drastically to 140nm in diameter and then the size appears to level off around a diameter of 200nm by 800°C. The reason for this leveling off is better understood by considering the SEM images in **Figure 2.4**, to be discussed next.

Though **Equation 2.1** provides a simple method for the estimation of crystallite domain size over a large region (X-ray spot size >1cm<sup>2</sup>), it is limited in application to crystallites with domain sizes less than a few hundred nanometers where line-broadening can be correlated to crystallite size and certain assumptions in the derivation can be applied, such as a constant reflected intensity of the x-ray beam at each reflected plane. This size limitation may be partially contributing to the apparent leveling off in the size for NiO on planar cSi in **Figure 2.3**c. Additionally, other sources of line-broadening such as lattice strain and system effects can obscure the calculation, but even with these limitations it is still a widely used technique that provides a simple estimate of the average crystallite size.

**Figure 2.4** shows SEM images for NiO annealed at the indicated temperatures on planar cSi substrates. Clearly the particles are not uniformly distributed in size, particularly at higher temperatures with many particles shown that are much larger and smaller than the estimated size from XRD spectra. At 300°C, any discrete nanoparticles are too small to be visible at this scale,

as would be expected if sizes were consistent with those determined from XRD analysis (~15nm diameter). At 500°C, small particles are clearly seen with sizes commensurate with those previously estimated from the XRD data. At 700°C, the particle size has increased significantly, consistent with the previous analysis and, from the surface, it seems the particles are mostly separated from each other. From analysis of a much larger region of the surface, the average lateral diameter of the particles at 700°C is approximately 90nm with a large standard deviation of 41nm. This value is significantly smaller than the calculated particle size from the XRD, which was about 140nm. For the samples annealed at 1000°C, the average NiO particle diameter from SEM image analysis was approximately 190nm with a standard deviation of 80nm, close to the calculated value from the XRD data of ~207nm. From the SEM images at 800°C and above, it appears that the particles have grown large enough such that they impinge on each other and significant sintering occurs, limiting further growth. This corroborates the leveling off of the data in the XRD size analysis in **Figure 2.3**c for NiO grown on planar cSi.



**Figure 2. 4** SEM images of NiO particles grown on cSi substrates over the temperature range of 300 to  $1100^{\circ}$ C. Scale bar = 400nm. Adapted from Fain et al. 2015.<sup>79</sup>

Though the results of SEM and XRD size analysis mostly agree, there are certain considerations to take into account. For one, the difficulty in measuring the size of the particles by analysis of SEM surface images lies in the fact that only a small sample of the particles are within the field of view, only the lateral dimensions are measured, many of the larger particles are covered or obscured by smaller particles that makes estimating the size difficult, and the particles are widely distributed in size and shape. Additionally, in applying Equation 2.1, a spherical shape was assumed, but clearly the SEM images show that the particles do not possess a well-defined and consistent shape, as some are elongated or possess sharp and jagged edges. It should also be emphasized that there is a distinction between crystallites/grains and particles. Crystallites are the domain corresponding to the ordered arrangement of the atomic lattice structure. For example, a polycrystalline particle would be a single particle composed of several crystallites with grainboundaries existing where the individual crystallites meet. A single-crystalline particle would be composed of only one crystallite. The method of size analysis by XRD measures the crystallite size whereas SEM is a measure of the NiO particle size, which should be equivalent if the particles are single crystals and consistent in shape. Though there are obvious differences, both XRD and SEM analysis here reveal similar trends in NiO growth on cSi substrates as the annealing temperature increases and the calculated sizes mostly agree. To summarize, at 300°C the particles are very small and increase in size only slightly as the anneal temperature increases to 500°C. At 700°C the particle size increases much more significantly, by several fold, and then size growth is minimal above 800°C.

# Crystallite size analysis of NiO grown in pSi

For NiO grown in pSi, application of **Equation 2.1** to the NiO (200)  $k\alpha_1$  peaks shown in **Figure 2.3**b (after extracting parameters from a Lorentz peak fit), produces the red curve in **Figure 2.3**c.

The crystallite domain size is ~10nm in diameter at 300°C and increases much more gradually compared to the NiO on planar cSi with a value of only ~45nm at 800°C. Above 800°C the increase in size with temperature is slightly enhanced and tops out at ~107nm in diameter at 1100°C. Surface SEM images of NiO in pSi are shown in **Figure 2.5** for anneal temperatures of 300°, 500°, and 700°C. At 300°C any presence of NiO growth is difficult to see, as would be expected if particle sizes are comparable to the calculated crystallite domain size of approximately 10nm in diameter. At 500°C, formation of small particles is apparent and they appear comparable in size to the values determined by XRD analysis of ~20nm in diameter. At 700°C, the particles are more defined. As the annealing temperature increases further, the pSi experiences significant oxidation which made surface imaging difficult.



Figure 2. 5 Surface images of NiO grown in pSi at the labeled temperatures.

Cross-section images of samples are provided in **Figure 2.6**. At 300°C there appears to be some material in the pores but it is difficult to make out distinct particles. This is similarly the case for the 500°C sample. And although from the surface image in **Figure 2.5**, a few particles seem to be present, it would be expected that many more should be visible so it is possible that during cleaving of the pSi for cross-section imaging most of these fall out. At 800°C, small particles are more obvious, clearly attached to the pore walls and evenly dispersed throughout the

porous layer. Additionally, it seems that the pSi has begun to oxidize which may be the reason more particles appear to be present, possibly due to the NiO becoming partially embedded into the oxidized pore walls. Furthermore, the oxidation layer has even begun to penetrate into the bulk Si layer as demarcated by the red dash. At 1000°C and 1100°C large particles are clearly visible and the oxidation front penetrates increasingly further into the Si substrate. Furthermore, significant deformation of the pores has occurred as a result of the oxidation. The more abrupt increase in NiO crystallite domain size at 1100°C indicated from the XRD analysis in **Figure 2.3**c may be attributed to the oxidation induced deformation.



**Figure 2. 6** Cross-section images of pSi with NiO particles present, annealed at 800°C and 1000°C. At 800°C, the pSi has begun to oxidize but still maintains its apparent morphology. An oxide layer has also formed at the pSi/Si interface. At 1000°C, extreme oxidation has occurred and has led to the deformation of the pores allowing particles to grow much larger. Scale-bar = 100nm (white line in the 300°C image). Images corresponding to 300°C and 500°C are adapted from Fain et al. 2015.<sup>79</sup>

# Discussion

In comparing the two sample sets, NiO on cSi and in pSi, it is clear that the pSi morphology restricts rapid growth of the NiO inside the pores. This is attributed to the constraining effects of the pores as well as the limited amount of accessible precursor in each pore. From the results of

XRD analysis shown in **Figure 2.3**c, at 300°C the crystallite domain size is comparable between the sample sets (10-15nm in diameter) with the pores having little effect since the crystallite size is significantly smaller than the pore diameter. At 500°C, the difference in crystallite size is modest with NiO on planar cSi having an average size of ~40nm in diameter while in pSi the average size is ~20nm in diameter. At 700°C, the NiO crystallite sizes begin to diverge significantly with NiO produced on planar cSi having an average calculated size of 140nm in diameter while those formed in pSi are only about 40nm in diameter. At 800°C, the NiO on planar cSi continues to exhibit a significant increase in size to just above 200nm in diameter while in pSi the size has only increased to ~47nm in diameter. Above 800°C, the NiO particles on planar cSi do not appear to grow larger, possibly due to adjacent particles coming into hard contact and sintering preventing extended growth. In pSi, the NiO crystallites exhibit a slight enhancement in the increase of size with temperature attributed to the deformation of the pSi film due to oxidation. These trends are corroborated by SEM image analysis.

# 2.3 Effect of pore size on growth of NiO in porous Si

In this section, the growth of NiO nanoparticles within the interior of pSi films having different average pore sizes and formed at the same annealing temperature of 700°C is described.

#### Fabrication

#### Porous Si

**2.2** is that the etch current is varied from sample-to-sample to achieve different average pore diameters. The Si wafers, etching solution, and etch duration were exactly the same, as well as the process to remove the sacrificial layer. The etch currents selected here were 12.5, 15, 17.5, 20,

31

and 22.5mA/cm<sup>2</sup>. The final pSi films were approximately  $7\mu$ m thick and pore sizes ranged from ~20nm to 57nm in average diameter as measured from SEM imaging of the surface openings.

# NiO precursor preparation, deposition, and heat-teatment

The exact same NiO precursor solution of 50mg/mL NAT/2MOE was used and deposited according the process outlined in Section 2.2. After deposition of the precursor, an annealing temperature of 700°C was used to form NiO in all samples.

# Removal of NiO from porous Si

After characterizing the NiO in the pSi host matrices, the NiO particles were removed from their respective pSi films by dissolving the Si in an aqueous KOH solution (30% w/w) at room temperature for approximately 1 hour. The liberated NiO nanoparticles were then rinsed and suspended in deionized water by performing six iterations of centrifugation, removal of the supernatant, and replacement with deionized water. The rinsed particles were then filtered through 5µm syringe filters (Millipore Millex) to remove any large contaminants.

#### Characterization

XRD analysis was used for determining crystal structure and size, and was performed using the same PANalytical system described in **Section 2.2**. SEM images were collected on the same Raith eLine system described previously as well. TEM imaging and elemental analysis by EDX was performed on nanoparticles that were removed from the pSi host etched at 17.5mA/cm<sup>2</sup> using a FEI Tecnai Osiris TEM with EDX capabilities. Samples were prepared for imaging by drop-casting  $2\mu$ L of the NiO nanoparticles suspended in water onto ultrathin carbon type-A (3-4nm) grids with removable Formvar (Ted Pella, Inc.). Optical absorbance measurements were also conducted on liberated NiO nanoparticles suspended in DI-H<sub>2</sub>O over a wavelength range of  $\lambda$  =

200 to 600nm from which the bandgap could be estimated. The measurements were performed on a Varian Cary 5000 spectrophotometer.

#### **Results and Discussion**

#### Pore size analysis

Figure 2.7 shows cross-section and plan view SEM images of the pSi films with NiO nanoparticles investigated in this study. The etch current density is provided for each set of images. The average pore size increases with increasing etch current density from ~20nm to ~60nm in diameter, as determined from image analysis of the surface, resulting in a normal distribution of pore sizes. The relationship between average pore size and etch current is plotted in Figure 2.8 with the error bars representing the standard deviation. From the cross-section SEM images, the pore morphology clearly changes from branched to more smooth/cylindrical pore walls as the etch current increases. This has been explained due to the passivating effects of the H-termination as discussed briefly in Section 1.1 and elsewhere<sup>14</sup>. At low applied currents, the passivation of certain Si crystal planes by H reduces the likelihood of etching occurring in these directions, leading to branching. At higher applied currents, the passivation is less effective and the branching effect is minimal. For these samples, the transition in morphology appears to occur between 20 and 22.5mA/cm<sup>2</sup>, and the morphology change is correlated with an increase in pore size from an average diameter of 35 to 57nm, based on surface image analysis. At lower currents, the increase in pore size with etch current is much more gradual and there even seems to be no significant difference in the average pore size and distribution between pSi etched at 17.5 and 20mA/cm<sup>2</sup>.



**Figure 2.** 7 SEM images of pSi etched at each current density in this study. (Top Row) cross-section. (Bottom Row) surfaces. Etch current is labelled at the top of the cross-section images (in units of mA/cm<sup>2</sup>). NiO has already been deposited and formed in these samples as well. Scale bars = 200nm. Adapted from Fain et al. 2015.<sup>79</sup>



Figure 2. 8 Average pore diameter as a function of etch current density determined from image analysis of pSi surface SEM images. The error bars represent the standard deviation.

# NiO crystallite size analysis

XRD spectra, after background subtraction, over the range of 25 to 55° 2 $\theta$  are provided in **Figure 2.9**a for the samples prepared in study II. The peaks at 37.5° and 43.3° correspond to the (111) and (200) NiO peaks in the cubic rock salt crystal structure (ICDD 47-1049). All other peaks are

attributed to Si. The arrow indicates the direction of increasing pSi etch current. As the etch current increases, the NiO peaks become sharper, indicative of increasing crystallite domain size. This trend is consistent with the increasing pore diameter that results from the increasing etch current.



**Figure 2.9** (a) NiO (200) XRD peak for increasing pSi pore size. (b) plot of NiO crystallite size was estimated from the (200) peak in (a) vs. average pSi pore size. Adapted from Fain et al.  $2015^{79}$ 

A plot of crystallite size vs. etch current is provided in **Figure 2.9**b. As in the previous section, these sizes were estimated from application of **Equation 2.1** based on parameters derived from Lorentzian fits of the k $\alpha_1$  (200) peak. Both k $\alpha_1$  and k $\alpha_2$  contributions were fit to the peak. The trendline added in **Figure 2.9**b suggests that there is a near linear relationship between crystallite size and etch current, with the average crystallite size ranging from ~12 to 26nm in diameter, but more experiments would be needed to confirm this trend. Plotting NiO crystallite domain size vs. pore size (not shown) resulted in a less well-defined trend, which may be attributed to the difficultly in accounting for pore morphological variations when estimating pore size. Possible error in the crystallite size approximation may be due to a number of factors, including experimental error, the fact that pore size does not directly account for variations in pore morphology, or the limitations inherent in approximating crystallite size using **Equation 2.1**.

# TEM and elemental mapping of liberated NiO nanoparticles

**Figure 2.10**a provides a TEM image of NiO particles extracted from pSi films etched at  $20\text{mA/cm}^2$ . These nanoparticles have diameters that range in size from about 20 to 30nm. The size estimates from TEM are in good agreement with the average crystallite domain size estimated from the XRD (200) peak (22nm). A high magnification image of a nanoparticle from this cluster, with diameter of ~20nm, is shown in **Figure 2.10**b. This particle, as well as others in this cluster, appear to be composed of a single-crystal, supporting the idea here that the crystal domain size and particle size are equivalent. **Figure 2.10**c shows an even higher magnification of the particle in (b) where the distance between planes of ~2Å is shown. This is consistent with the interplanar spacing of the (200) family of planes which is ~2.08Å based on XRD analysis, or half the NiO lattice constant of 4.16Å. Elemental mappings of nanoparticles from the same sample are shown in **Figure 2.11**, which provides visual confirmation that the particles are composed of Ni and O.



**Figure 2. 10** (a) TEM bright field image of NiO nanoparticles extracted from a pSi film etched at  $20\text{mA/cm}^2$  (35nm pore diameter). (b) Magnified TEM image of a single NiO nanoparticle from (a) with a diameter of ~22 nm. (c) The nanoparticle in (b) magnified further showing the (200) lattice with spacing of ~2Å. (b) and (c) are from Fain et al. 2015.<sup>79</sup>



**Figure 2. 11** Elemental mapping of a cluster of NiO particles showing uniform presence of Ni and O. Adapted from Fain et al. 2015.<sup>79</sup>

# Optical absorption of liberated NiO nanoparticles and bandgap calculation

Optical transmission measurements were collected for all samples of NiO extracted from the pSi films and suspended in DI-H<sub>2</sub>O. The normalized absorbance (*A*) spectra, calculated from the transmission data for each sample of NiO suspended in DI-H<sub>2</sub>O is provided in **Figure 2.12**. From *A*, the absorption coefficient ( $\alpha$ ) can be calculated, as discussed in **Section 1.4**.



**Figure 2. 12** Normalized absorbance spectra for NiO nanoparticles suspended in DI-H<sub>2</sub>O. Adapted from Fain et al.  $2015^{79}$ 

For direct bandgap materials, such as NiO, a plot of  $\alpha^2$  vs photon energy (*hv*) should be linear in the vicinity near and above the fundamental band gap ( $E_g$ ), as discussed in Section 1.4. These are plotted for each sample in Figure 2.13 and indeed are linear in the region shown. Extrapolation of the linear portion of each curve will cross the energy axis at  $E_g$ . These values are also provided in for each plot in Figure 2.13.

The fundamental bandgap energies determined from extrapolation of the plots in **Figure 2.13** decrease with increasing etch current, and thus particle size from 3.90eV ( $12.5\text{mA/cm}^2$  - 10nm NiO crystallite diameter) to 3.72eV ( $22.5\text{mA/cm}^2$  - 26nm NiO crystallite diameter). The theoretical value of the bulk bandgap of NiO is 4.0eV, however, experimental values ranging between ~3.4 to 4eV are often reported. The wide range of reported values is due to different fabrication techniques, presence of lattice defects, point defects, and size of the nanoparticles/nanocrystals.<sup>63, 78, 79</sup>



**Figure 2. 13** Plots of  $\alpha^2$  vs.  $h\nu$  derived from absorbance data for each sample of NiO nanoparticles extracted from pSi films etched at the labeled current density. In each plot, the red dashed line is a least-squares fit of the linear region of the curve used to extrapolate to the energy-axis where the intercept corresponds to  $E_g$ . Adapted from Fain et al. 2015.<sup>79</sup>

#### 2.4 Conclusion

In this chapter, a process for chemically synthesizing NiO nanoparticles within the interior of pSi templates was presented. The pSi pores were demonstrated to limit the growth of NiO as well as preclude large-scale sintering of particles into polycrystalline films at elevated temperatures. In the first study described, NiO was synthesized by thermal decomposition of a Ni-acetate precursor over a temperature range of 300°C to 1100°C in pSi samples all etched at the same current density of 25mA/cm<sup>2</sup>. The NiO formed in pSi was compared to NiO grown on planar cSi substrates over the same anneal temperature range. The average pore size of the pSi host film was determined by image analysis of the pore openings on the surface and the pore size was observed to be normally

distributed with a mean of  $64nm \pm 25nm$ . XRD analysis of the NiO in pSi and on planar cSi annealed at 700°C revealed the presence of the (111), (200), and (220) peaks of NiO in the cubic rock-salt phase. Comparing the NiO (200) XRD peak of each sample revealed that the peak tends to become sharper as annealing temperature increased for both sets of NiO, which is indicative of increasing crystallite size. Application of Scherrer's equation (**Equation 2.1**) to the XRD data allowed simple estimation of the average NiO crystallite domain size which, in pSi, increased with increasing annealing temperature from about 10nm at 300°C to 107nm at 1100°C. Comparing this to the NiO crystallites produced on planar cSi samples, an increase in size from 15nm to >200nm over the same annealing temperature range was observed, confirming that the pSi serves to effectively limit the growth of the NiO nanocrystallites at high temperatures on cSi can more or less grow unbounded at 800°C and above, the particles are large enough to interact with neighboring particles and begin to sinter, restricting further growth.

A second study on the effects of pore size on the final size of the NiO nanoparticles grown within the pSi films was also conducted. In this study, pSi films were etched at different current densities (12.5 to 22.5mA/cm<sup>2</sup>), producing films with average pore sizes of ~20nm to 57nm in diameter. In this study, all pSi films were annealed at the same temperature of 700°C. XRD analysis provided estimation of NiO crystallite domain size, which ranged from ~10nm to 26nm in diameter. A near linear relationship between NiO crystallite size and pSi etch current was found, but further experiments are needed to verify this trend. Plotting NiO crystallite domain size vs. pore size, however, resulted in a less well-defined trend, which may be attributed to the difficulty in accounting for pore morphological variations when estimating pore size. In this study, the NiO was also extracted from their pSi host by dissolution of the pSi in a basic aqueous KOH, and the liberated NiO particles were then rinsed and suspended in water. TEM imaging of particles

extracted from the 17.5mA/cm<sup>2</sup> pSi film showed the particle sizes to be close to the values estimated by XRD analysis, and elemental mapping confirmed that only Ni and O were present in the particles. UV-vis absorption measurements on the extracted particles suspended in DI-H<sub>2</sub>O allowed estimation of the E<sub>g</sub> by extrapolation of the linear region of a plot of  $\alpha^2$  vs. *hv* to the energy axis. These bandgap values decreased with increase in size of the particles from 3.90eV for an average particle diameter of 10nm to 3.72eV for an average particle diameter of 26nm. The estimated values of the E<sub>g</sub> are also consistent with the range of bandgap values usually reported for NiO. Preparing NiO within the interior of pSi is demonstrated to be an effective template for permitting a measure of control in size and properties through simple selection of the pSi etching parameters and annealing temperature.

#### **CHAPTER 3**

# INVESTIGATIONS ON VARIABLE CONDUCTIVITY BEHAVIOR IN NANOCOMPOSITE METAL OXIDE – POROUS SILICON

In this chapter, investigations of metal oxide:pSi nanocomposites for passive devices that exhibit variable conductivity are described. For this work, two metal oxides that are known to exhibit such characteristics were investigated – nickel oxide (NiO) and titanium dioxide (TiO<sub>2</sub>).<sup>53, 98</sup> The NiO:pSi nanocomposite system was investigated first through collaborative efforts. The results of electrical characterization provided a framework for the development of a heuristic device-level model.<sup>54</sup> Next, TiO<sub>2</sub>:pSi devices were prepared. These also exhibited variable conductivity, but to a much lesser extent than the NiO:pSi devices. Additionally, they showed evidence of a charge-storage component as well.

# 3.1 Introduction

Passive, nonvolatile, variable conductivity devices (*memristors*) developed from ionic/defectconducting materials are capable of changing their resistance state with the application of a voltage and maintain their most recent state when the voltage is removed.<sup>98</sup> Depending on device type, the change in resistance may manifest as discrete states or as a continuum of states. Such devices have received increased attention in the past few decades for applications in resistive binary memory such as resistive-RAM, and for implementation as continuous-state analog memory technologies in applications of neuromorphic computing.<sup>53, 99-105</sup>

Transition metal oxides (TMOs) such as NiO, HfO<sub>2</sub>, TiO<sub>2</sub>, SrTiO<sub>3</sub>, are one of the more extensively studied classes of materials for memristors.<sup>30-34, 106</sup> In materials such as these, the effect is due to ion/defect migration under the influence of an applied electric field. The particular

role ion migration plays may either be in the form of formation/breaking of electrically conductive filaments, or the varying spatial distribution of the ion/defect density upon application of a field. In this later case, the control of the defect spatial distribution may alter the resistivity of the material or alter a potential barrier at a junction.<sup>33, 54, 98, 102, 106-109</sup>

Due to the nature of ion/defect migration, memristive elements are almost exclusively developed from nanomaterials. Many of the materials investigated for memristors can behave as solid electrolytes at nanoscales, but in bulk, ion mobilities are essentially non-existent. This nanoscale effect has been postulated as due to increased sites for ionic hopping through the introduction of a higher density of lattice defects and nanograin boundaries.<sup>106, 110, 111</sup> Additionally, since ion migration is field-induced, higher voltages will be required to activate ion movement as the thickness of the active material increases. Furthermore, at high fields (>1MV/cm) it has been postulated that ion mobility will increase exponentially with increasing field strength, and such fields are easy to achieve at the nanoscale for modest voltages.<sup>110</sup> For instance, a 10nm thick film with 1V across it would result in a field of 1MV/cm. For applications of resistive-based memory, the exclusive operation at the nanoscale is a non-issue as smaller is generally preferred, but development of large-scale discrete memristors could also be of benefit and serve to extend the application space of these devices.

In the subsequent sections of this chapter the development of "large"-scale memristive devices from metal oxide:pSi nanocomposites is presented. The schematic in **Figure 3.1** depicts the cross-section of the idealized metal oxide:pSi composite formed into a memristor device. Each metal oxide/Si interface is envisioned to form a junction with a variable potential barrier, represented as alternately facing diodes in **Figure 3.1**. In this way the composite is viewed as an effective medium composed of individual memristor elements concatenated together such that their collective operation results in a macroscopic (µm-scale) memristive effects. Such device

sizes would make these too large to be practically competitive with current non-volatile memory elements, but it may be expected that larger discrete components would find use in numerous other implementations. Furthermore, given that these devices are fabricated directly embedded in a Siwafer substrate, a simple path for integration is inherent in the device structure.



**Figure 3.1** (Top) Schematic of the cross-section of the ideal device structure showing Si pores (gray) filled with metal oxide (blue). Additionally, Au electrical contacts are present on the surface. (Bottom) Magnified view of the region outlined in red along with a simple circuit model representation of the Si/metal oxide interfaces which are envisioned to form alternately-facing diode junctions with a variable potential barrier due to ion migration.

# 3.2 Description of the mechanism

To briefly describe the mechanism presumed at play in the metal oxide:pSi composite, a single 1D metal oxide-filled pore is considered (Figure 3.2).<sup>54</sup> The model assumes that at each metal oxide/Si interface there exists an energy-barrier whose height is dependent on the number of defects present at the interface. Figure 3.2a depicts the initial state of the system. Due to the nanoscale nature of the system, it is assumed that the metal oxide in the pore is defect rich and that these defects are sufficiently distributed in space and energy such that electronic conduction readily occurs via site hopping. When a voltage is applied, one interface is effectively forward biased across which electronic conduction can readily take place. The opposite junction is reversebiased, and blocks current. As the voltage continues to be applied, mobile defects migrate towards the reverse-biased interface and accumulate, resulting in a reduction of the effective barrier, and increasing the probability of emission across the junction as depicted in Figure 3.1b. Upon reversing the polarity of the applied voltage, initially the opposite interface is now reverse-biased and depleted of defects which will limit conduction until the voltage has been applied long enough for mobile defects to migrate to this interface and reduce the barrier (Figure 3.1c). In assuming such behavior, switching bias polarity results in an immediate change in the conductivity. This behavior is in contrast to the common filament-type mechanism which operates by setting up a conductive ion-channel between two electrodes. In this case the conductivity state is maintained after the polarity is reversed until some threshold voltage causes the filament to break. In the subsequent sections of this chapter, the development of nanocomposite metal oxide:pSi devices exhibiting variable conductivity with contact separations up to several 10s of µm's is presented.



**Figure 3. 2** Schematic band-gap description of the variable conductivity mechanism in a single metal oxide-filled pore. (a) The system is unbiased and defects (depicted here as circles) are uniformly distributed throughout the pore. (b) Applying a voltage causes charged defects (here, depicted to be negative) to migrate towards an interface. Accumulation of defects at the pore wall results in a reduction of an effective energy-barrier and electronic conduction more readily occurs across this junction. (c) The voltage polarity is reversed and initially the opposite interface is depleted of defects resulting in a barrier at this interface until enough time has elapsed for defects to migrate to this interface and reduce the effective barrier. From Mares et al. .<sup>54</sup>

# 3.3 NiO:pSi nanocomposites

In this section, the fabrication of nanocomposite NiO:pSi films for investigation of variable conductivity is described. Electrical characterization by sinusoidal voltage sweep and a current saturation technique resulted in the observation of memristive behavior. The current saturation data were successfully fit to a device-level model as has previously been described in.<sup>54</sup>

# Fabrication and materials characterization

Electrochemical etching of Si was performed in an PTFE etching cell as described previously in **Sections 1.1** and **2.2**, from (100)-oriented n<sup>+</sup>-type Si (Sb-doped, 0.01-0.02- $\Omega$ cm) using an electrolyte solution of 25% aqueous hydrofluoric acid (48-50% v/v), 74.9% DI-H<sub>2</sub>O and 0.1% NCW-1001 surfactant v/v. Etch current densities varied from 15 to 25mA/cm<sup>2</sup>, producing films with pore openings of approximately 20 to 60nm in diameter as measured from surface image analysis. Etch duration was 240s and yielded pSi films approximately 3 to 4µm thick. The NiO precursor development and its deposition into the pSi films was performed by following the same process described in **Section 2.2** and repeated here for convenience.

The precursor was prepared by dissolving 1g nickel acetate tetrahydrate (NAT) in 20mL of 2-methoxyethanol (2MOE) while stirring at 300RPM with a magnetic stir on a hot-plate set to 60°C for 1hour. Deposition was accomplished by submerging the pSi in about 15mL of the precursor solution while the solvent was evaporated at 65°C for 18 to 24hours on a hot-plate, filling the pores with precipitated precursor. After deposition, the samples were annealed at 700°C for 2 hours in air to form NiO within the pores. The surfaces of the samples were then lightly polished using 0.1µm-grain alumina lapping films to remove any continuous superficial NiO layer and prepare the surfaces for deposition of electrical contacts. Parallel and interdigitated planar Au electrodes were patterned and deposited by photolithography and thermal evaporation, respectively. Contact separations of 5µm and 20µm were tested.

**Figure 3.3**a shows an oblique angle SEM image of a fabricated device with Au electrodes deposited on the surface. **Figure 3.3**b provides elemental mappings by energy-dispersive x-ray spectroscopy (EDX) of the cross-section of a fabricated device. The mappings show the spatial distribution of the various elements present: Si, O, Ni and Au. Au is only present on the surface, as expected due to the electrode placement. Both O and Ni distributions are uniform throughout the pSi layer indicating effective infiltration of the precursor solution. XRD of a NiO:pSi device collected from a Scintag X1 system (Cu-k $\alpha$ ,  $\lambda$  = 1.54056Å) is provided in **Figure 3.3**c. The labeled (111), (200), and (220) peaks indicate the expected cubic rock salt structure of NiO.



**Figure 3.3** (a) SEM image at an oblique angle of a NiO:pSi device showing the crosssection and surface with 5µm-separated Au-contacts. (b) Elemental mapping of the NiO:pSi cross-section showing the presence of Ni and O throughout the pSi layer. Au is present only at the electrical contacts. (c) XRD of a NiO:pSi device showing NiO in the cubic rock salt crystal structure. Adapted from Mares et al. 2013.<sup>54</sup>

#### **Electrical Characterization**

Electrical characterization was performed using a Keithley source-meter controlled by custom

LabVIEW routines. Tungsten probes were used to make electrical contact to the electrodes.

# Voltage sweep

A common technique employed to confirm variable conductivity is to perform a voltage sweep on a device. Such testing should result in an I/V hysteresis curve that is collapsed (pinched) at the origin. **Figure 3.4** shows such I/V curves for a NiO:pSi device, cycled here under a sinusoidal voltage at 0.1Hz and increasing amplitude from 0.5 to 5V. The voltage sweeps result in currents that are nearly symmetric about the origin. Such behavior would be expected as the device is symmetric with no preferred operation polarity. The device also shows an increase in the conductivity with increasing voltage amplitude when in the high resistance state. This is reasonable considering the proposed mechanism described in **Section 3.1** in which the continued accumulation of mobile defects at the NiO/Si interfaces causes the perpetual reduction in an effective potential barrier that allows increased charge flow.



**Figure 3. 4** Multiple I/V curves collected on a NiO:pSi device by sweeping the voltage at 100mHz while increasing the voltage amplitude. The characteristic pinched hysteresis behavior is observed. From Mares et al. 2013.<sup>54</sup>

Looking at the direction of the current, indicated by the arrows, the operational state of the device changes when polarity reverses, i.e. operation switches from a high-resistance state to low-resistance state. This behavior is accounted for in the model presented in **Section 3.1** when discussing the switching of the applied voltage polarity in **Figures 3.2**b and c. In contrast, devices operating under a mechanism of filament formation typically exhibit a crossing behavior, maintaining their conductivity state until a sufficient voltage magnitude is applied.

#### Current Saturation

Current saturation measurements, in which a constant voltage is applied while the resulting current is monitored, were performed on a NiO:pSi devices. Under such testing, memristive behavior was identified through the observation of a continually increasing current to some maximum value. As described previously in Figure 3.1 this phenomenon is envisioned as a continuous reduction in an effective interfacial energy barrier to some minimum value. In the measurements presented here, testing was performed on a NiO:pSi device with 44nm pore diameter and 20µm contact separation. Constant voltage steps were held for 300s and ranged from 1 to 6V with a 0.2V step-size (0.5– 3kV/cm in 0.1kV/cm increments). After each step, the polarity was reversed, holding the magnitude constant, and held for an additional 300s to effectively "reset" the device. These results are provided in Figure 3.5a with every other curve omitted for clarity. In Figure 3.5a, it is seen that at each voltage step the current increases exponentially with time. At higher voltages (> 3V), the current seems to level off, reaching a final maximum value that is dependent on the applied voltage. It is also seen that as the voltage increases, the time to reach the maximum current value decreases. Assuming the variation in current is due to the accumulation of ionic defects at the numerous NiO/Si interfaces, the current saturation behavior is indicative of faster transit of the defects across the NiO-filled pore with increasing applied voltage.



**Figure 3. 5** (a) Current saturation curves for a NiO:pSi device subjected to voltages from 1 to 6V (0.2V steps). Each voltage step was applied for 300s after which the polarity was reversed while holding the magnitude constant in order to "reset" the device. Every other curve is plotted here. (b) I/V curves of the initial (red) and final (blue) currents from all data collected via chronoamperometry from 1 to 6V. The pSi (green) data corresponds to a pure pSi device with no NiO. Adapted from Mares et al. 2013.<sup>54</sup>

**Figure 3.5**b shows the I/V characteristics of the NiO:pSi device extracted from the current saturation data at the initial (0s) and final (300s) time points. For the curve tracing the final time points, the current shows an exponential increase with voltage up to about 4V, above which the current is nearly linear. This behavior may simply indicate that at low voltages (< 3V) the current fails to reach a maximum in the 300s window. The fact that the current increases linearly with voltage above 4V indicates that in this range, the final conductivity is constant. Performing a linear fit to the data for both the initial and final time points in the range of 4 to 6V, resistance values can be assigned from the inverse of the slope, giving approximately constant initial and final resistances of  $32k\Omega$  and  $6k\Omega$  respectively. Hence, an approximate 5x reduction in resistance occurs over the duration of the measurement (i.e., 300s). As a comparison, the I/V behavior of an identically etched pure pSi device with no NiO was also tested. The current in the pure pSi device is lower and the resistance is calculated to be ~ $100k\Omega$  based on the slope of the curve at voltages greater than 4V.

# Calculation of model parameters from current saturation

In this section, a mathematical description of a device-level model is provided, as reported by Mares et al.,<sup>54</sup> to give insight into the NiO:pSi device behavior. The relevant equations are given and the current saturation data was fit to the model in order to extract relevant parameters, including mobility and the change in effective barrier height. To begin, conduction through a Schottky-type interface is considered, as represented in **Equation 3.1**, where  $\phi_b$  is an effective barrier assumed to vary with time for a given applied voltage:  $\phi_b(t)$ .

$$I = I_0 \, e^{-q\phi_b/kT} \left[ e^{\frac{qV_a}{nkT}} - 1 \right] \tag{3.1}$$

In the analysis, when a voltage is first applied,  $\phi_b(t)$  is at a maximum at t=0, labeled  $\phi_{b,i}$ . As t $\rightarrow \infty$ ,  $\phi_b(t)$  tends towards a minimum, labeled  $\phi_{b,f}$ . The variation in  $\phi_b(t)$  is described by **Equation 3.2**.

$$\phi_b(t) = (\phi_{b,i} - \phi_{b,f})e^{-t/\tau_{sat}} + \phi_{b,f}$$
(3.2)

The effective barrier is taken to change proportional to  $exp(-t/\tau_{sat})$ .  $\phi_b(t)$  can be plugged into **Equation 3.1** to give the time-dependent form of the current. The characteristic time,  $\tau_{sat}$ , is related directly to the transit time of the defects across the pore.

Following the derivation by Mares et al.,<sup>54</sup> the ratio of the current at t = 0 and as  $t \rightarrow \infty$ , as represented in **Equation 3.3**, results in a constant term, dependent only on the maximum change in the effective barrier.

$$\frac{I(t \to \infty)}{I(0)} = e^{-q(\phi_{b,i} - \phi_{b,f})/kT}$$
(3.3)

From the initial and final currents in the current saturation curves in **Figure 3.5**b, the change in the effective energy barrier is calculated, after subtracting the pSi contribution to the current, as shown in **Figure 3.6**. The change in the effective barrier height increases linearly as the applied

voltage increases to about 3V, above which the data seems to converge to around 60meV. From 1 to 3V, the value is underestimated, which is attributed to the fact that the current did not reach a final maximum (saturation) value within the given test time as indicated from **Figures 3.5**b.



**Figure 3. 6** Plot of the change in effective energy barrier calculated from the ratio of the initial and final currents in Figure 3.5b. For voltages above 3V, the current saturates and a consistent value of the effective energy barrier can be determined: 60meV. Adapted from Mares et al. 2013.<sup>54</sup>

Using the value for the change in barrier height from Figure 3.6 of  $q\Delta\phi = 60.2$ meV (average of values  $\geq 3$ V), the data was fit to the simplified model provided in Equation 3.4 using the non-linear fit routine in Origin. The constant voltage dependent term and the final energy barrier value were absorbed into the leading term  $I_o$ .

$$I = I'_o Exp[-q\Delta\varphi \ e^{-\frac{t}{\tau_{sat}}}]$$
(3.4)

Fits of the data are provided in the left column of **Figure 3.7**. In **Figure 3.7**a, the fits overlay the data well except within the first few seconds where they seem to overestimate the current.

Nonetheless, the agreement is good and the avg. adjusted  $R^2 = 0.960 \pm 0.017$ . The values of  $\tau_{sat}$  derived from the fit are provided in **Figure 3.7**b and appear to decrease linearly with increasing voltage. Under the assumptions here,  $\tau_{sat}$  is related directly to the transit time of the mobile defects across the NiO-filled pore and therefore it is possible to estimate an ion mobility ( $\mu_{ion}$ ) using **Equation 3.5** where  $v_{d,ion}$  is the ion drift velocity estimated by the average distance across the pore divided by  $\tau_{sat}$  and  $\varepsilon$  is the applied electric field, approximated from the applied voltage ( $V_{app}$ ) divided by the contact separation (S).

$$\mu_{\text{ion}} = v_{d,\text{ion}} / \mathcal{E} \tag{3.5}$$

Here the average pore diameter is 44nm and the contact separation is  $20\mu m$ . Using the  $\tau_{sat}$  values in **Figure 3.7**b,  $\mu_{ion}$  is derived (**Figure 3.7**c) where it is seen that  $\mu_{ion}$  is around 1 to  $2 \times 10^{-10} \text{cm}^2/\text{Vs}$ .

Under the assumptions above, the fits in the left column of **Figure 3.7**a correspond to the behavior induced by a single defect type – defects with the same charge, mobility, and effective mass, however, it is probable that more than one defect type may contribute. In such a case, the total current in **Equation 3.4** would be taken to be the summation of multiple terms of the rhs of the equation (see Mares et al.)<sup>54</sup>. To test this hypothesis, a two-term fit to the data was also performed using a second identical term on the rhs of the model **Equation 3.4**. The results of this analysis are provided in the right column of **Figure 3.7**. This two-term fit appears to better agree with the model, especially at the first few seconds where the single-term fit appeared to deviate the most (**Figure 3.7**d). The two-term avg. adjusted R<sup>2</sup> improved to  $0.992 \pm 0.006$ . From the two-term fits, two distinctly different linear characteristic times,  $\tau_{1,sat}$  and  $\tau_{2,sat}$  were obtained (**Figure 3.7**e) from which two ion mobilities were calculated ( $\mu_{1,ion}$  and  $\mu_{2,ion}$ ) with approximate values of  $5 \times 10^{-11}$  and  $3 \times 10^{-10}$  cm<sup>2</sup>/Vs. Use of a multi-term fit may be justified by the fact that high temperature studies have suggested multiple point defect types in the form of neutral, singly, and

doubly charged Ni vacancies are all present. This is only mentioned to give weight to the reasonableness of a multi-term fit and not as a proof that the contributing defect types are necessarily these.<sup>41</sup>



**Figure 3.** 7 (Left-Top) current saturation curves overlaid with a single-term fit. (Left-Middle) resulting plot of the characteristic time from the single-term fit, and (Left-Bottom) the calculated ion mobility with voltage from the single-term fit. (Right-Top) current saturation curves overlaid with a two-term fit. (Right-Middle) resulting plot of the characteristic time from the two-term fit, and (Right-Bottom) the calculated ion mobility with voltage from Mares et al. 2013.<sup>54</sup>

#### 3.4 TiO<sub>2</sub>:pSi nanocomposites

Building on the knowledge established in the fabrication and characterization of NiO:pSi, a second metal oxide, TiO<sub>2</sub>, previously known to exhibit memristive properties was implemented in a pSi platform for similar investigation. The TiO<sub>2</sub>:pSi devices were also shown to exhibit variable conductivity behavior, however, the additional presence of a charge-storage component was also present, unlike in the NiO:pSi devices.

#### Fabrication and materials characterization

Nanocomposite TiO<sub>2</sub>:pSi films were fabricated from p-type Si wafers etched for 2000sec at a current density of  $20\text{mA/cm}^2$  from (100)-oriented p<sup>+</sup>-type Si (B-doped, 0.01-0.02- $\Omega$ cm). The etching solution was comprised of 30% aqueous HF (48-50% v/v) and 70% EtOH v/v. The resulting pSi films had a pore depth of 30µm and average diameter of approximately 15nm. It is noted that these pSi films were much thicker than those used in the NiO study. This is because after annealing the samples to form TiO<sub>2</sub>, more rigorous polishing was necessary to smooth the surfaces for electrode deposition. Unlike NiO which formed loosely attached particulates on the surface that are easily removed, the TiO<sub>2</sub> formed large particles/films that were both harder and firmly attached to the surface. Therefore, use of a polishing wheel and alumina lapping films with incrementally decreasing grain sizes (12µm to 0.3µm) implemented to smooth the surface.

TiO<sub>2</sub> was formed in the pores by thermal decomposition of a solution precursor. The precursor was prepared by dissolving 1g of titanium (IV) ethoxide into a solution of 10mL of isopropyl alcohol and 0.1mL of hydrochloric acid.<sup>112, 113</sup> The mixture was stirred for 30 minutes at 500RPM on a hot-plate set at 60°C to dissolve the titanium ethoxide. Deposition of the precursor into the pSi pores required submerging the pSi sample into the precursor at room temperature for 30 minutes after which the sample was removed. Any precipitate remaining on the surface was removed by rinsing with ethanol. The film was then placed on a hot-plate for 1 minute at 100°C

to evaporate residual solvent. The pSi sample was re-submerged in the precursor for an additional 30 minutes and the process was repeated to increase pore filling. The samples were annealed at 500°C, after which the surface was polished, as described at the beginning of this section. Au parallel electrical surface contacts were patterned by photolithography and deposited via thermal evaporation with a thin (few nm) Cr adhesion layer. A plan-view of a device with contact separation of 50µm is shown in **Figure 3.8**. **Figure 3.9** provides a cross-section SEM image of the entire 30µm thick pSi layer along with EDX elemental mapping of Si, O, and Ti throughout the layer along with the corresponding spectrum. The mapping shows Si and O to be distributed uniformly throughout the layer. Ti is also present throughout the layer, as well, but is mostly concentrated within 5 to 10µm of the surface. A non-uniform Ti distribution may be due to the fact that the pSi layer is too thick for full infiltration. Increasing the number of iterations of the deposition process may result in better infiltration.



Figure 3. 8 Optical image of TiO<sub>2</sub>:pSi device with 50µm separated parallel contacts.

XRD spectra were collected at the Center for Nanophase Materials Science (CNMS) at Oak Ridge National Laboratory using a PANalytical X'Pert Pro Powder Diffractometer (CuKα xray source,  $\lambda = 1.54059$ Å). **Figure 3.10** shows XRD spectra of TiO<sub>2</sub> annealed on planar Si and in pSi at different temperatures over the 20 range of 21° to 40°. In **Figure 3.10**, the red spectra correspond to TiO<sub>2</sub> on a planar cSi substrate annealed at temperatures ranging from 500°C to 1100°C. For planar Si samples, at temperatures of 500°C and 700°C the spectra exhibit peaks that are identified with the anatase phase (101) and (004) crystal planes at 25.2° and 37.8°, respectively. At temperatures of 900°C and 1100°C the spectra exhibit peaks identified to both the anatase and rutile phases with the rutile (110) and (101) peaks at 27.2° and 36°, respectively, becoming more prominent as the anatase peaks are reduced. The blue spectra correspond to TiO<sub>2</sub> annealed on pSi substrates at temperatures of 500°C and 800°C and exhibit no prominent, identifiable peaks associated with TiO<sub>2</sub>. Additionally, at 800°C increased oxidation of the pSi is likely occurring given the very broad background peak, in agreement with the results in chapter 2, which would further limit electronic conduction. The lack of TiO<sub>2</sub> XRD peaks in the pSi samples could be due to a highly disordered amorphous phase and/or extremely small crystallite sizes with very shortrange order. The only peak present in the TiO<sub>2</sub>:pSi samples correspond to that of Si as can be seen by comparing to the green Si spectra near 33°.



Figure 3. 9 (Top) SEM cross-section image of the full pSi layer along with elemental mapping of the Si, O, and Ti, throughout the layer. (bottom) The spectrum associated with the mappings.



**Figure 3. 10** XRD spectra over the range of  $21^{\circ}$  to  $40^{\circ}$ -2 $\theta$  of the TiO<sub>2</sub> precursor annealed at different temperatures in pSi (blue) and on planar Si (red) as well as a bare Si substrate (green) for comparison.



**Figure 3. 11** Raman spectra of TiO<sub>2</sub> annealed at 500°C in pSi (blue) and on cSi (red). The strong peak around 144cm<sup>-1</sup> in the TiO<sub>2</sub> on c-Si substrate corresponds to anatase. This peak is still present but much broader in the TiO<sub>2</sub>:pSi composite and is not observed at all in a bare pSi sample (black). The bare pSi sample was etched at different conditions  $(45\text{mA/cm}^2)$  with a thickness of 4.6µm.

Raman spectroscopy was performed on TiO<sub>2</sub>:pSi annealed at 500°C in pSi and on cSi (**Figure 3.11**). A sharp peak at 144cm<sup>-1</sup> is observed for the TiO<sub>2</sub> sample annealed on planar cSi (red) corresponding to anatase.<sup>114</sup> This peak is very broad in the TiO<sub>2</sub> on pSi (blue) sample and is not observed in the pSi only sample. The large peak in the TiO<sub>2</sub> on cSi sample at 520cm<sup>-1</sup> corresponds to Si which in the pSi only sample is shifted slightly down due to strain induced in the Si lattice. This peak is shifted much lower in the pSi sample with TiO<sub>2</sub>, to 510cm<sup>-1</sup> as the etching conditions were much different (20mA/cm<sup>2</sup>, ~30µm thick) compared to the pSi only sample (45mA/cm<sup>2</sup>, ~4.6µm thick). The other anatase peaks at 400 and 650cm<sup>-1</sup> in the TiO<sub>2</sub> on cSi are much smaller, and are not observed in the TiO<sub>2</sub>:pSi sample. The form of TiO<sub>2</sub> in pSi annealed at 500°C seems to tend towards anatase, based on evidence from the Raman analysis, but it is likely a highly disordered system exhibiting amorphous and a short-range order.
## Electrical characterization

## *Cyclic voltammetry*

**Figure 3.12** shows the I/V curves resulting from performing cyclic voltammetry (i.e. applying periodic linear voltage sweeps) for a TiO<sub>2</sub>:pSi device with parallel contacts having a 50µm contact separation. The devices were cycled at 100mV/s, 500mV/s, and 1V/s over a range of voltage amplitudes from 15 to 30V, and normalized to the contact separation (3kV/cm to 6kV/cm). At 1V/s, and 500mV/s, the I/V curves exhibit variable conductivity with a measure of non-volatility indicated by the open loops at the far extents of each curve. There is also some evidence of charge-storage occurring indicated by the open loop centered at the origin.

In the I/V plots at 1V/s and 500mV/s, ignoring the charge-storage component for the moment, it can be seen that as the voltage increases in magnitude from 0V, the device is effectively in a high resistance state of  $49.3 \pm 3.4M\Omega$  as determined from a least-squares fit of the linear region. As the voltage continues to rise, there is a transition to a low resistance state which is estimated to be  $10.5 \pm 2.4M\Omega$ . At 100mV/s, there is no longer evidence of significant memristive behavior as the outer portions of the I/V curves have collapsed to single values. Such behavior may be expected under slow sweep rate conditions if there is a maximum change in the effective potential barrier as suggested from the NiO:pSi current saturation studies. At slow sweep rates, this point would be reached at lower voltages and any variation in conductivity beyond this point would be minimal. This, in effect, results in a measured current that ceases to change between increasing and decreasing portions of the voltage sweep.



**Figure 3. 12** I/V curves collected by performing cyclic voltammetry on a TiO<sub>2</sub>:pSi device at the sweep rates indicated with maximum voltage amplitudes of 15V, 20V, 25V and 30V. Curves collected at higher sweep rates show the characteristic pinched hysteresis expected for memristor devices. All curves show evidence of a charge-storage component.

Another interesting observation in the 100 mV/s I/V curves is that the conductivity seems to decrease as the maximum voltage increases. It would be expected that as the voltage increases the overall conductivity in the low resistance state would increase, or stay constant, as this would result in increased defects at the interface. However, clearly here the approximate slope of the curves above 6V decreases with increasing voltage amplitude from ~4M\Omega to 13M\Omega. A possible explanation is that competing mechanisms are at play, wherein the accumulation of defects at the

interfaces causes a reduction in an effective barrier, but the depletion of these defects at the opposite side causes an increase in the resistance of the  $TiO_2$  as this region becomes more stoichiometric. Such behavior has been suggested as a reason for memristance in previous investigations of  $TiO_2$ .<sup>98</sup> The open loop centered about the origin for all I/V curves in **Figure 3.12** indicates the presence of a charge-storage component which prevents the hysteresis loop from being truly pinched at the origin. The charge-storage may be attributed to both an electric double layer (EDL) capacitance at the numerous  $TiO_2/Si$  interfaces due to the build-up of charge in the form of mobile ionized defects. Additionally, there may be some reversible redox reactions taking place across the interface. Such behavior has been suggested as inevitable in all ion conducting memristive devices.<sup>115</sup> This effect may have been occurring in the NiO:pSi devices as well but was not large enough to be observed.

## **Current Saturation**

Current saturation experiments were carried out on a  $TiO_2$ :pSi device with 50µm parallel contacts at constant voltages of 2 to 30V with a step-size of 2V (0.4 to 6kV/cm, step of 0.4kV/cm). Each voltage step was held for 300s. The resulting current at each step is shown in **Figure 3.13**. After each 300s voltage step is applied the device is held at a constant 0V for an additional 300s before the next voltage step is applied. Therefore, between each voltage step, there is no reverse polarity "reset" voltage applied to the device. The reason for this was to test the charge-storage component that had already been observed in the CV curves in **Figures 3.12**.



Figure 3. 13 Current saturation curves collected on a  $TiO_2$ :pSi device by applying constant voltage for 5 minutes. Voltages of 2V to 30V (2V steps) were applied. (a) currents collected from 2V to 12V, which exhibit almost entirely charge-storage behavior. (b) currents collected from 14V to 30V which show variable conductivity (memristive) behavior in addition to charge-storage.

**Figure 3.13**a shows the currents collected at voltages of 2 to 12V. These curves exhibit almost entirely charge-storage behavior indicated by the near continuous decay in the current for the entire 300s duration. At 6, 10, and 12V there does seem to be a small peak in the current around 5s indicative of a redox reaction. **Figure 3.13**b shows currents collected at 14 to 30V. For each of these currents, there is an initial decay within the first 3s, commensurate with charge-storage, followed by a rise in current which could be attributed to ion defect migration towards the TiO<sub>2</sub>:pSi interfaces causing a change in the conductivity of the device. Several of these curves also show evidence of redox reaction peaks which are particularly obvious at about 20s into the currents collected at 28V and 30V.



**Figure 3. 14** (a) Initial 5s of each current saturation current collected from 14V to 30V on a  $TiO_2$ :pSi device. The red curve indicates the transition from the charge-storage region to the memristive region. (b) Integrated currents from (a) with the red cross-cut line tracing the point through each curve when the transition from charge-storage to memristive regime occurs.

Figure 3.14a shows the first 6sec of the currents collected from 14V to 30V. The red crosscut line traces out the minimum value of each of the currents which demarcates the transition from the charge-storage regime to the memristive regime. A similar distinction of device behavior into these different regimes has also been described previously for SrTiO<sub>3</sub>.<sup>33</sup> Integrating the currents in Figure 3.14a over the first few seconds results in the plot in Figure 3.14b. The red cross-cut here corresponds to the red line in (a) and seems to indicate that a near constant charge of ~3.1µC accumulates in the device prior to the onset of the memristive region at all voltages  $\geq 14V$ .

**Figure 3.15**a shows selected 0V discharge curves after the indicated voltage has been applied. The 4V and 6V curves are provided to show that an exponential decay in the current is observed after these voltages have been applied similar to capacitive discharge. However, at 14V a battery-like redox shelf is appearing in the discharge curve associated with a reversible reaction. Similar behavior is observed after 30V, but only a slight increase in the current has occurred. The plot in **Figure 3.15**b was acquired by integrating the discharge currents after each voltage step and shows the total charge that accumulated with each voltage. The charge rises rapidly with increasing voltage from 2V to 8V and then begins to level off. From 14V to 20V the total charge is nearly constant at about  $6\mu$ C and from above 20 to 30V the accumulated charge only gradually rises with increasing voltage to about  $6.4\mu$ C. This seems to indicate that the device only stores a maximum of ~ $6\mu$ C of charge, at least at the voltages tested here. The charging effects observed in the TiO<sub>2</sub>:pSi device is in contrast to what was observed in the NiO:pSi device which showed no perceptible charging effect. This may be due to a difference in the charge-state of the mobile defects, the fact that the thickness of the TiO<sub>2</sub>:pSi layer was ~8x larger which provides a much greater surface area over which charging could take place, or that obvious reversible redox reactions were occurring.



**Figure 3.15** (a) Selected 0V discharging current collected after each voltage step in Figure 3.13. (b) plot of the total integrated discharge currents (total stored charge) vs. voltage of the previously applied current saturation step.

# 3.5 Conclusion

In summary, both NiO:pSi and TiO<sub>2</sub>:pSi nanocomposite devices have been investigated for possible application as memristors. XRD of NiO:pSi revealed the presence of the expected rock-salt crystal structure, while a combination of XRD and Raman spectroscopy analysis revealed TiO<sub>2</sub> to likely be amorphous or possibly possess short range anatase phase. Electrical characterization carried out by sinusoidal voltage sweep of a NiO:pSi device produced the characteristic pinched hysteresis I/V curve exhibited by memristive devices. Current saturation measurements on a

similar device produced a continuously increasing current up to some maximum value that is dependent on the applied bias. Analysis of this data suggested near constant initial and final resistance values of  $32k\Omega$  and  $6k\Omega$ , respectively, in the voltage regime above 4V. A device-level model was also described and fit to the current saturation data of the NiO:pSi device. The model considers that the accumulation of mobile ionic defects at the numerous NiO/Si interfaces causes a change in an effective energy barrier, which in turn causes an increase in charge-flow across the interface. A two-term fit of the model was shown to be sufficient to accurately fit the data, and from which the estimation of ionic defect mobilities in the NiO were estimated to be ~0.5 and 3 x  $10^{-10}$  cm<sup>2</sup>/Vs.

Investigation of the TiO<sub>2</sub>:pSi devices by cyclic voltammetry also produced hysteresis I/V curves, but the presence of a significant charge-storage component prevented the full collapse of the curves at the origin. The charge-storage effect is attributed to electrochemical capacitive and reversible redox processes at the numerous  $TiO_2$  – pore wall interfaces. The variation in conductivity was observed to be dependent on the sweep rate, with open, outer loops at higher rates of 1V/s and 500mV/s, but loops collapse to single values at 100mV/s. This was explained by considering that a maximal change in the effective energy barrier occurs at lower voltages when the sweep rate decreases. Current saturation measurements collected on TiO<sub>2</sub>:pSi devices showed memristive behavior as well as charge-storage behavior. The total charge stored at each voltage was determined by integration of the 0V discharge curves after each voltage step. Above 8V, the total charge converges to approximately 6 $\mu$ C. It was also demonstrated that only at voltages of 14V and above was the presence of a memristive effect observed. However, even in this range, initial charging of the device up to ~3.1 $\mu$ C was necessary prior to the observation of memristance. The presence of the charge-storage component made direct fitting of the model to the TiO<sub>2</sub>:pSi devices for the charge-storage component made direct fitting of both TiO<sub>2</sub>:pSi and NiO:pSi

devices support the assertion that the underlying mechanism of ionic migration is directly applicable to the TiO<sub>2</sub>:pSi system, as well. For instance, both TiO<sub>2</sub>:pSi and NiO:pSi devices were found to be symmetric in their behavior (no preferred polarization of the electrodes), and both exhibit non-crossing I/V hysteresis behavior.

In summary, both metal oxide:pSi nanocomposites tested here have been demonstrated for memristive devices with much larger dimensions than those typically investigated. It is envisioned that each metal-oxide filled pore serves as a single element and their collective operation results in a macroscale effect at reasonably low electric fields. Such devices may not be viable for traditional memory applications, but it could be expected that other novel and unique applications would benefit from large-scale discrete devices. Furthermore, these devices are produced directly within a crystalline Si wafer making a path for simple integration feasible.

## **CHAPTER 4**

# INVESTIGATIONS OF NICKEL OXIDE DEPOSITED ONTO CARBON-COATED POROUS SILICON FOR ELECTROCHEMICAL ENERGY-STORAGE

In this chapter, nanocomposites of nickel oxide (NiO) / carbon-coated porous Si (C-pSi) are presented as a versatile platform for development of electrochemical energy-storage electrodes that are compatible with on-chip integration. The use of high surface area C-pSi as a constituent material facilitates the growth of NiO within the nanoscale pores to form electrochemically active nanoparticles. The properties of the nanocomposites are characterized by scanning electron microscopy (SEM), energy-dispersive x-ray spectroscopy (EDX), x-ray diffraction (XRD), and Raman spectroscopy. Three-electrode experiments are performed in an aqueous electrolyte and reveal a capacitive-like, charge-storage component superimposed on conventional battery-like Faradaic redox reaction peaks. A maximum capacity of  $6.6\mu$ Ah/cm<sup>2</sup> was observed, and a maximum capacitive contribution is measured to be near 25mF/cm<sup>2</sup>, which is comparable to other reported supercapacitors for on-chip applications. Moreover, the rate performance is enhanced when operated in a capacitive regime (reduced voltage window) because charge-storage occurs at or near the surface of the active NiO in contrast to Faradaic reactions occurring within the interior of the NiO at higher voltages.

# 4.1 Introduction

Electrochemical energy-storage materials and structures for integration on-chip have received significant research interest for potential power solutions in a variety of applications including MEMS technologies, wireless sensor network systems, photovoltaic-cells, and implantable medical devices.<sup>116-120</sup> These on-chip energy-storage components are often referred to as micro-

batteries (MBs) or micro-supercapacitors (MSCs) depending on their operational mechanisms and behavior. Because batteries are capable of storing greater amounts of charge (i.e. energy), and supercapacitors are capable of charging and discharging more rapidly (i.e. operate at higher power) and have longer cycle life-time, these technologies can be complementary in their application areas.<sup>116, 117, 121</sup> Batteries rely on reversible Faradaic redox charge-transfer reactions between an electrolyte and an active electrode material (e.g., LiFePO<sub>4</sub> and graphite in Li-ion batteries, or Ni[OH]<sub>2</sub> in Ni metal-hydride batteries) in which active ions diffuse into the interior of the active electrodes. This diffusion process limits the charging rate, but can allow the entire bulk material to contribute to charge-storage. When battery electrodes are characterized by cyclic voltammetry (CV), redox reactions manifest as current peaks above a minimum potential that depends on the active material. Supercapacitors, on the other hand, have current/voltage behavior similar to traditional capacitors and exhibit a mostly rectangular CV profile. Supercapacitor electrodes are classified as either electric double layer capacitors (EDLCs) for which charge is stored by electrostatic adsorption at a polarized electrode/electrolyte interface, or as pseudocapacitors operating by ultrafast reversible Faradaic charge-transfer. Although the pseudocapacitive mechanism is similar to that of batteries, pseudocapacitance is commonly attributed to surface and/or near surface reactions that occur across a broad range of potentials.<sup>122</sup> EDLCs are most commonly implemented using various high surface area allotropes of carbon as the active materials.<sup>123-125</sup> Typical, pseudocapacitive materials include various nanostructured metal-oxides and conductive polymers.<sup>18, 20, 43, 126-132</sup>

For on-chip applications, electrochemical energy-storage components are typically fabricated on top of the chip or are separately attached to a Si-wafer after fabrication. However, a few approaches facilitate the formation of energy-storage components directly on the Si chip. For example, dry etching can be used to create Si channels for developing interdigitated electrodes and electrochemical etching of Si can be used to create high surface area porous silicon (pSi) nanoscale scaffolds into which carbon and/or other electrochemically active electrode materials can be deposited. pSi is a particularly attractive platform for high surface area energy storage due to its tunable parameters of surface area, pore size, porosity, and thickness which can easily be controlled through appropriate selection of etch current, time, and etchant solution concentration. Advancements in recent years in the incorporation of passivating layers, such as carbon or titanium nitride, onto the surface of pSi films increase conductivity and mitigate corrosion, and have led directly to successful fabrication of pSi supercapacitors and Li-ion battery anodes.<sup>3-5, 13, 97, 133, 134</sup>

In the work presented here, C-pSi is combined with electrochemically active NiO nanoparticles to form a versatile electrochemical energy-storage platform embedded within a Siwafer, providing a path for simple on-chip applications. While NiO nanomaterials have been studied extensively for pseudocapacitive charging, to my knowledge, no experimental demonstration of NiO nanoparticles inside pSi for electrochemical energy storage have been reported.<sup>18, 44, 130</sup> This chapter discusses the characterization of NiO:C-pSi electrodes prepared with different concentrations of a NiO precursor solution by three-electrode cyclic voltammetry (CV) and galvanostatic charge-discharge (GCD) measurements in 0.5M KOH(aq.). Chargestorage in the NiO:C-pSi electrodes is observed to occur via Faradaic reactions in the NiO in addition to a significant EDLC type charge-storage contribution by both carbon and NiO, as indicated by well-defined reaction peaks superimposed on a wide, rectangular CV profile. The best areal capacity of these prototype devices is found to be approximately 6.6µAh/cm<sup>2</sup>, giving a volumetric capacitance of 14.3mAh/cm<sup>3</sup>. The devices exhibit good stability up to 50mV/s by CV and 2mA/cm<sup>2</sup> by GCD measurements. Calculation of the average capacitance at potentials less than the onset of the Faradaic reaction peaks (< 350mV vs Ag/AgCl) gives values near 25mF/cm<sup>2</sup> at 0.1mA/cm<sup>2</sup>, which is comparable to many reported MSC electrodes and an approximate 2.5fold enhancement over similarly prepared C-pSi electrodes with no active NiO. Investigations into this composite NiO:C-pSi for electrochemical energy-storage demonstrates the wide versatility of this platform for use in both battery and supercapacitor implementations on-chip.

# 4.2 Characterization

Materials characterization was carried out by numerous techniques, including scanning electron microscopy (SEM), which was performed on a Zeiss Merlin SEM tool with energy-dispersive X-ray (EDX) spectroscopy capabilities. Raman spectroscopy was performed on a Thermoscientific DXR Raman microscope with a 10X objective lens and a laser wavelength of 532nm at 1mW. The mass of each electrode was measured using a Mettler-Toledo microbalance scale with 0.01mg resolution. Powder X-Ray Diffraction (XRD) was performed on a Rigaku Smart Lab with a Cu-K $\alpha$  source ( $\lambda = 1.54058$ Å).

Electrochemical characterization techniques (CV and GCD) were performed on a Metrohm Autolab multichannel instrument controlled via NOVA software. The CV and GCD areanormalized capacity was calculated by integrating the current with respect to the discharge time, as shown in **Equation 4.1**, where  $Q_t$  is the total discharge capacity in Coulombs, I is the current, and t is time.

$$Q_t = \int I \cdot dt \tag{4.1}$$

Equation 4.1 gives the charge in Coulombs. Conversion to the standard unit of Ampere • hours (Ah), the Coulomb charge is multiplied by the factor 1h/3600s. For both CV and GCD, the discharge time was taken to be the total time negative current was observed (CV) or applied (GCD). Capacitance was calculated by dividing the capacity (in Coulombs) by the discharge voltage window, as given in Equation 4.2, where  $\Delta V$  is the discharging potential window (i.e., voltage window over which the current is negative) and C is the capacitance.

$$C = \frac{Q_t}{\Delta V} \tag{4.2}$$

Area and volume normalized capacity and capacitance were calculated by dividing each value by the electrode test footprint area and volume. The test footprint area of each electrode during 3-electrode characterization was 0.707cm<sup>2</sup>. To clarify, when preparing electrodes, a large area of 7.54cm<sup>2</sup> was initially etched from which multiple electrodes could be prepared. The final test area of each electrode however is only 0.707cm<sup>2</sup>. The thickness of the porous layer was ~4.6µm.

# 4.3 Fabrication

Figure 4.1 schematically illustrates the fabrication steps necessary to prepare the NiO:C-pSi electrodes. Photographs of electrodes through each stage of fabrication are provided in Figure 4.2. The first step depicted in **Figure 4.1** is the preparation of the pSi film, which as in the previous chapters, is carried out by electrochemical etching of a Si wafer using a Keithely 2425 sourcemeter and custom-built LabVIEW routines. Single crystal (100)  $p^+$ -type wafers (resistivity = 0.01) to  $0.01\Omega$ -cm) were used in this study. The etching solution was composed of 30% aqueous hydrofluoric acid (HF) solution (50:50 v/v HF:H<sub>2</sub>O) and 70% EtOH. All pSi samples were etched at a current density of 45mA/cm<sup>2</sup> for 180s over a region of 7.54cm<sup>2</sup>. The resulting pSi layer thickness was approximately  $4.6\mu m \pm 0.2\mu m$  thick. Image (1) in Figure 4.2 shows a picture of the sample surface just after etching with the center circular region corresponding to the pSi. The nonuniformity in color indicates slight nonuniformity in the optical thickness across the pSi film. The silvery area surrounding the pSi is unetched Si. Figure 4.3a provides surface and crosssectional SEM images of a freshly etched pSi sample. The cross-sectional image reveals that the vertically aligned pores possess an intricate morphology characterized by numerous small branches extending from the pore walls. The average pSi pore diameter was determined by image analysis of multiple SEM images of the pSi surface using ImageJ (Rasband 1997-2014) by

methods described in **Chapter 2** and **Appendix A**. **Figure 4.4** shows the resulting distribution of pore diameters which approximate a normal distribution (overlaid peak fit). The data mean pore diameter was found to be 15.9nm with a standard deviation of 7.3nm. The porosity of the pSi samples was measured to be approximately 65 to 70% based on an effective medium approximation (Section 1.4).



Figure 4. 1 Schematic illustration of the main fabrication steps involved in preparing NiO:C-pSi electrodes. (1) Electrochemical etching of pSi, which proceeds according to the reaction provided. (2) Deposition of a conformal carbon coating onto the pSi by CVD using acetylene ( $C_2H_2$ ) as the carbon source in an Ar:H<sub>2</sub> atmosphere. (3) Deposition of NiO precursor solution on C-pSi by drop-casting, followed by drying in air at RT and subsequent annealing at 300°C in air.

After etching, the sides of each sample were cleaved [image (2) in **Figure 4.2**]. Cleaving was necessary in order for the samples to fit the CVD system required for the carbonization step [step (2) in **Figure 4.1**]. Carbonization of the pSi is necessary in order to passivate the surface and prevent immediate corrosion in the basic KOH electrolyte used for electrochemical testing. The process for carbon deposition used here was developed by collaborators.<sup>3</sup> Briefly, the pSi samples are placed in a quartz tube which is evacuated to an internal pressure of 0.2 to 0.3 Torr, at which

point Ar is turned on and allowed to flow for several minutes at a rate of 1 SLM raising the internal pressure to about approximately 70 Torr. With Ar still flowing, the pressure in the tube is slowly returned to atmospheric pressure. H<sub>2</sub> gas is then turned on and allowed to flowed through the tube at a rate of 200sccm (5:1 Ar:H<sub>2</sub>) and the temperature of the tube is raised to 650°C. At 650°C, acetylene, which is the carbon source, is turned on and flows at a rate of 10sccm and the temperature is allowed to rise to 750°C at a ramp rate of 20°C/min. The temperature is held at 750°C for 10min after which the temperature is raised to 850°C at the same ramp rate of 20°C/min and held for an additional 10min. After the 850°C step, the samples are allowed to cool back to room temperature in the furnace and the acetylene gas is turned off once temperature is below 650°C with the other gasses still flowing for the duration of the cool down step. A picture of a pSi sample after carbon deposition is shown in image (3) of **Figure 4.2** where it is seen that the pSi region of the sample appears to be uniformly black. Surface and cross-section SEM images in **Figure 4.3**b reveal that after carbon deposition the open pores are preserved with a slight reduction in the size of the pore openings, consistent with previous reports of pSi with deposited few-layered graphitic coatings.<sup>3, 135</sup>



Figure 4. 2 Images of typical samples during processing where (1-3) correspond to pSi processing steps for all electrodes, (4-6) correspond to an electrode prepared with 10mg/mL solution precursor (scale bar = 5mm), and (7-11) correspond to electrodes prepared with 50 mg/mL solution precursor (scale bar = 5 mm). (1) The initial pSi sample with an etched region of 7.54 cm<sup>2</sup>. The silver colored regions are unetched Si (scale bar = 10mm). (2) The pSi sample cleaved to fit in the CVD tube furnace (scale bar = 5mm). (3) pSi after CVD carbonization. (4) 10mg/mL solution drop-cast and dried in air at RT with excess dried near the edges. (5) 10mg/mL sample after removal of excess precursor on edges with a damp cloth (dried precursor is water soluble). (6) 10mg/mL sample after annealing at 300°C. (7) 50mg/mL solution drop-cast and dried in air at RT. (8) The dried 50mg/mL film is thicker than the 10mg/mL electrode and flakes off with minimal disturbance. (9) 50mg/mL sample after excess precursor dried near the edges is carefully removed with a damp cloth. (10) 50mg/mL sample after annealing at 300°C. A loosely attached black particulate film is present on the surface. (11) This excess would not contribute to performance and is removed simply by blowing off with  $N_2$ . Some of the NiO is not removed especially near the edges and may skew the effective mass loading.



Figure 4. 3 SEM images showing electrodes in various stages of preparation. (a) Freshly etched pSi. (b) Post CVD carbonization. C-pSi electrodes with (c) 10mg/mL and (d) 50mg/mL NiO precursor deposited and annealed at 300°C. In each pair of images, the left image shows the top view (surface) and the right image shows the cross-section. All images are at the same magnification.



**Figure 4. 4** Histogram and normal fit of the distribution of pore diameters determined from SEM image analysis of the pSi surface. The histogram was generated from multiple images at several different magnifications. See Appendix A for details on this process

NiO precursor preparation, deposition, and heat-treatment

For the studies here, two different concentrations of the NiO precursor were prepared to investigate the impact of concentration on the overall electrochemical performance of the electrodes. A precursor solution of 50mg/mL was prepared by dissolving 1g of nickel acetate tetrahydrate (NAT) into 20mL of 2-methoxyethanol (2MOE). A precursor of 10mg/mL was similarly prepared by dissolving 200mg of NAT into 20mL of 2MOE. To dissolve the NAT, both solutions were placed on a hot-plate at 60°C and stirred with magnetic stir-bars at 300RPM for 1 hour. This process is identical to that described in the previous chapters for preparation of the NiO precursor.

A constant area-normalized volume of 30µL/cm<sup>2</sup> of the precursor was drop-cast onto the surfaces of each sample. The area used in the calculation was the total footprint area of each sample, including the small unetched Si regions and the C-pSi region. After drop-casting, the precursor was allowed to dry on the pSi surface in air at room temperature, which took 2 to 3hrs. Pictures of the samples at this stage are presented in images (4) and (7) in **Figure 4.2** for a 10mg/mL and a 50mg/mL sample, respectively. Except around the edge, the appearance of the sample with 10mg/mL deposited [image (4) of **Figure 4.2**] does not appear much different than the C-pSi sample before precursor deposition [image (3) of **Figure 4.2**]. The sample deposited with 50mg/mL of precursor [image (7) of **Figure 4.2**] obviously has a thin film on the surface. However, for the 50mg/mL sample, the film is thick enough that it easily cracks and flakes off when the sample is moved [image (8) of **Figure 4.2**].

Both the 10mg/mL and 50mg/mL samples show an excess of the precursor dried near the edges and with the appearance of a smoother more uniform deposition covering the rest of the sample. The edges were not included in the electrochemical testing and, therefore, to get an accurate measure of the areal density of the deposited precursor and final NiO mass, the excess precursor near the edges was removed. This was done by placing a damp cloth over the regions

to be removed; the deposited nickel acetate precursor readily dissolves and can be then be easily wiped away. Images (5) and (9) in **Figure 4.2** show 10mg/mL and 50mg/mL deposited samples, respectively, after the excess precursor is removed near the edges. The samples were then heated to 300°C in air and held for 2hrs in a furnace to form NiO from the dried precursor. The annealing ramp rate was 5°C/min. After the annealing step, the 50mg/mL samples had a significant amount of NiO particulates loosely formed on the surface [image (10) of **Figure 4.2**]. These particulates could easily be removed by blowing them off with N<sub>2</sub> gas [image (11) of **Figure 4.2**]. Annealing at 300°C has been shown to be an optimal temperature for NiO supercapacitor performance as the temperature is just high enough to remove residual precursor constituents while maintaining accessible active sites. Annealing at higher temperatures reduces the density of electrochemically active sites as the NiO becomes more crystalline and sintering is like begins to occur leading to a reduction in the surface area.<sup>44</sup>



**Figure 4. 5** Cross-sectional EDX mapping of the (**a**) 10mg/mL and (**b**) 50mg/mL NiO:CpSi electrodes showing uniform distribution of Si, Ni, O, and C throughout the pSi layers. (**c**) EDX spectra collected from line-scans at the middle of the cross-sectional images in (a) and (b) (red lines) (**d** - **top**) XRD spectra of the 10mg/mL and 50mg/mL NiO:C-pSi electrodes with NiO peaks labeled on the 50mg/mL electrode spectra. All other peaks correspond to Si. (**d** - **bottom**) XRD spectrum of a NiO powder prepared by annealing a large amount of the dried NiO precursor. The non-labelled peaks correspond to Ni. (**e**) Raman spectra of 0mg/mL (C-pSi), 10mg/mL and 50mg/mL NiO:C-pSi electrodes.

SEM images of an annealed electrode prepared with the 10mg/mL precursor (**Figure 4.3**c) shows almost no difference in morphology compared to the C-pSi film (**Figure 4.3**b), while the electrode prepared with 50mg/mL of precursor (**Figure 4.3**d) exhibits a smoothing of the surface and reduction in the size of the pore openings, which can be attributed to the increased amount of NiO. Cross-sectional EDX mapping (**Figure 4.5**a and b) of 10mg/mL and 50mg/mL prepared electrodes show a near uniform distribution of Ni throughout the porous layer, indicating that the

precursor is evenly deposited into the pSi film at both concentrations. EDX spectra collected from line scans through the middle of the pSi layer, as indicated by the red lines in the cross-sectional SEM images of Figure 4.5a and b are provided in Figure 4.5c. From the EDX spectra, the intensity of the 10mg/mL Ni-ka peak is about 44% of that of the same peak in the 50mg/mL electrode. Though exact quantification of Ni present is difficult to determine by EDX, this value is close to the 46% value expected based on the mass loading of these particular samples (Table 4.1), and a similar case for the other Ni peaks. The presence of In and Ga peaks in the EDX spectra are due to small amounts of contamination from the eutectic deposited on the backside of the electrode for electrical contact during CV and GCD measurements. The K peak is attributed to residue from the KOH electrolyte that is used during electrochemical testing, although these particular regions had not yet been tested. To clarify this point, the samples are large enough that multiple regions can be tested for electrochemical performance without the need to cleave/scribe the samples into separate electrodes. After testing one of the regions on each electrode, EDX analysis was then conducted on a region of the electrode that had not yet been tested. However, when an electrode is tested it is afterwards rinsed with H<sub>2</sub>O which may have caused some residual KOH to infiltrate pores in an untested region.

**Table 4.1** displays the carbon and NiO mass-loading data for each sample prepared in this study. The final NiO mass-loading of 10mg/mL electrodes was measured consistently to be approximately  $79\mu$ g/cm<sup>2</sup> across multiple devices with a standard deviation of only ~0.5 $\mu$ g/cm<sup>2</sup>. For the 50mg/mL electrodes, the final NiO mass-loading ranged from approximately 114 to  $183\mu$ g/cm<sup>2</sup>. Such wide variation can be attributed to loosely bound NiO on the C-pSi surface. This causes the total NiO mass to vary between samples. Even so, the measured mass variation should not result in a difference in the overall electrochemical performance of the 50mg/mL

electrodes when normalized to spatial parameters as demonstrated through the consistency in the area-normalized performance of the electrodes in the electrochemical testing section.

Electrode Type	Mass Loading (µg/cm <sup>2</sup> )	
	Carbon	NiO
Carbon-Only	290.6	
	255.2	
10mg/mL NiO precursor	226.1	79.7
	238.0	79.0
	290.9	78.5
	236.1	169.8
50mg/mL NiO precursor	260.3	183.0
	261.3	131.3
	229.5	114.4

 Table 4. 1 Mass-Loading for each electrode sample prepared in this study.

XRD spectra of 10mg/mL and 50mg/mL NiO:C-pSi electrodes, as well as a NiO powder sample provided for comparison, are shown in **Figure 4.5**d. The powder sample was produced by annealing a large volume of the NiO precursor at 500°C for 6hrs in air. The 20 diffraction peaks in the powder sample at 37.3°, 43.3°, and 62.9° correspond to the (111), (200), and (220) crystal planes of the cubic rock salt phase of NiO (ICDD 47-1049). Although much lower in intensity and broader, the (111) and (200) diffraction peaks also appear in the XRD spectrum of the 50mg/mL electrode. No obvious NiO diffraction peaks are shown for the 10mg/mL electrode, which is likely due to the much lower amount of NiO present in the sample. All other obvious peaks present in the pSi samples are attributed to Si. Note that the broadening of the diffraction peaks in the XRD spectrum of the 50mg/mL sample is expected based on nanoscale confinement in the pSi pores that limits the growth of NiO nanoparticles to sizes less than the pore diameter,

and the small amount of precursor deposited as has been discussed in Chapter 2.<sup>79</sup> Typical Raman spectra of pSi electrodes after carbonization and after NiO formation are shown in **Figure 4.5**e. All Raman spectra show the usual carbon G and D peaks near 1600cm<sup>-1</sup> and 1300cm<sup>-1</sup>, respectively, corresponding to the sp<sup>2</sup> and sp<sup>3</sup> – hybridization, similar to other studies of CVD carbon-coated pSi.<sup>3, 4, 135</sup> The small Raman peak near 520cm<sup>-1</sup> is due to Si. No obvious NiO Raman peaks were seen in any of the NiO deposited samples.

#### 4.4 Electrochemical Characterization

#### Cyclic voltammetry

Electrochemical characterization of the NiO:C-pSi electrodes was carried out by three-electrode cyclic voltammetry (CV) with a Ag/AgCl reference electrode, a Pt-wire counter electrode, and 0.5M KOH(aq.) electrolyte. Initial stabilization cycles were performed at a rate of 20mV/s until the resulting CV profiles stabilized. Stabilization cycles allow for the activation of sites in the NiO as well as time for the maximum absorption of the electrolyte into the porous layer. **Figure 4.6** shows CV cycles of a 50mg/mL and 10mg/mL electrode collected at a scan-rate of 20mV/s after a sufficient number of cycles were performed to produce stable profiles. Redox peaks are clearly observable in both electrodes and are attributed to a change in Ni oxidation state (Ni<sup>2+</sup> $\leftrightarrow$ Ni<sup>3+</sup>) accompanied by a reversible phase-transition according to the reaction:<sup>18, 130, 136</sup>

$$NiO + OH^- \leftrightarrow NiOOH + e^-$$
 (4.3)

The electrode capacities are calculated to be  $2.7\mu$ Ah/cm<sup>2</sup> (10mg/mL) and  $5.0\mu$ Ah/cm<sup>2</sup> (50mg/mL), based on the CV curves shown in **Figure 4.6**. A higher capacity is observed in the electrode with the greater amount of NiO, as expected.



**Figure 4. 6** CV cycles at 20mV/s of NiO:C-pSi electrodes prepared with 10mg/mL (green) and 50mg/mL (blue) NiO precursor. Both electrodes show redox peaks attributed to a change in Ni oxidation state.

The CV rate performance of the electrodes was investigated by increasing the scan-rate from 10 to 50mV/s. **Figure 4.7** shows the CV profiles for a 50mg/mL and 10mg/mL NiO:C-pSi electrode. For the 50mg/mL electrode, the capacity varies from 4.4 to 6.6µAh/cm<sup>2</sup> while the 10mg/mL electrode exhibits capacities that range from approximately 2.0 to 2.9µAh/cm<sup>2</sup>. For both electrodes, the capacity generally increases as the scan rate increases. This is in contrast to most reported devices, which exhibit the opposite behavior. A possible reason for this effect could be that charge-leakage is occurring and this effect would be more pronounced at slower rates. Even so, this effect was not directly observed in the GCD experiments to be discussed later. These prototype NiO:C-pSi electrodes are a first investigation into this composite materials system for electrochemical energy-storage and it is likely the performance can be further improved through optimization of pore size, pore depth, and optimal fill-fraction of NiO.



Figure 4. 7 CV curves obtained at scan rates of 10, 15, 20, 25, and 50mV/s on a (a) 50mg/mL and (b) 10mg/mL NiO:C-pSi electrode.

It is worth mentioning that cycling a 10mg/mL NiO:C-pSi electrode over a wider voltage window (**Figure 4.8**) showed an increase in the capacity up to 4X compared to the results shown in **Figure 4.7**b. However, with the increase in capacity, a significant and permanent change in the NiO occurs as the profile shape and redox peak potential changes. The CV curves become larger, more symmetric, and slightly shifted. These changes are attributed to continued activation of Ni sites deeper in the NiO, which increases the total amount of charging that occurs and is likely accompanied with a conversion of NiO to Ni(OH)<sub>2</sub>. While such conversion is not wholly undesirable, as Ni(OH)<sub>2</sub> is the active material in Ni-based batteries, the complete degradation of the samples was observed to occur after only a few cycles once reaching the maximum capacity, and the electrode material appeared to degrade, presumably due to mechanical strain induced by phase conversion during cycling.



Figure 4. 8 (a) CV curves of a 10mg/mL electrode cycled at increasing maximum potentials from 500mV to 700mV (vs. Ag/AgCl). The inset shows two cycles to 500mV corresponding to before (blue) increasing the potential to 700mV and after (green) cycling to 700mV, which clearly shows that a permanent change in the cycling behavior has occurred, attributed to a phase transformation of the NiO likely to Ni(OH)<sub>2</sub>. (b) Plot of the capacity of the electrode as a function of increasing potentials from (a).

Examination of the CV curves in **Figure 4.6** reveal that at potentials below the onset of the anodic peak (approximately 350mV vs. Ag/AgCl), the NiO:C-pSi electrodes exhibit almost entirely capacitive-like behavior. This capacitive behavior appears to contribute a significant component to the overall capacity. Previous studies have demonstrated that C-pSi can be exploited for EDLCs while NiO electrodes have been explored for pseudocapacitance, hence, it is not surprising that NiO:C-pSi electrodes should possess this capacitive component as well.<sup>3, 4, 18</sup> To investigate the electrode performance in the capacitive regime, the electrodes were cycled over a reduced window up to 340mV (vs. Ag/AgCl). CV curves collected from a 10mg/mL and 50mg/mL NiO:C-pSi electrode as well as a pure C-pSi electrode are shown in **Figure 4.9**a.

The CV curves in **Figure 4.9**a are mostly rectangular, as expected for capacitors, making the designation of a capacitance reasonable. In the NiO:C-pSi electrodes, however, there are broad reversible current peaks centered at ~200mV (vs. Ag/AgCl). This is attributed to pseudocapacitive charge-storage (i.e. surface and near-surface Faradaic reactions) and is not observed in the pure C-pSi EDLC electrode. Pseudocapacitive reactions of NiO are presumed to take place at active

surface sites at lower, and more widely distributed potentials than the reactions occurring deeper within the NiO that lead to more battery-like redox behavior, as shown by the larger prominent peaks in **Figures 4.6** and **4.7**. As a result, broad reaction peaks are observed in CV measurements over the reduced voltage window, giving rise to I/V curves resembling that of a capacitor. However, due to the nature of pseudocapacitive reactions, there is a slight dependence of capacitance on the voltage, and, therefore, the calculated capacitances will only constitute an average based on the total discharge capacity in this regime. The average electrode capacitances were calculated by applying a modified version of **Equation 4.2**:  $C_{avg} = \Delta Q/\Delta V$ .  $\Delta Q$  is calculated from **Equation 4.1** and  $\Delta V$  represents the discharging potential window of the CV curves (i.e. negative current portion).

The average capacitance for each electrode in **Figure 4.9**a was found to increase with the concentration of the initial NiO precursor (i.e. amount of NiO present). These were calculated to be 4, 11, and 18mF/cm<sup>2</sup> for the C-pSi, 10mg/mL NiO:C-pSi, and 50mg/mL NiO:C-pSi electrodes, respectively. The values are consistent across multiple devices of each type as shown in the plot of capacitance vs cycle number in **Figure 4.9**b for the initial 100 stabilization cycles. The consistency between devices demonstrates the high-degree of repeatability and robustness of the device fabrication process developed in this study.



**Figure 4.9** (a) CV measurements of a 10mg/mL and 50mg/mL NiO:C-pSi electrode and a pure C-pSi electrode cycled at a reduced potential window of 340mV (vs. Ag/AgCl). The pure C-pSi electrode stores charge by the EDL mechanism while the NiO electrodes store charge by both pseudocapcitive and EDL mechanisms as indicated by the broad reversible reaction peaks. (b) Calculated average capacitance vs. cycle number for multiple samples of each device type tested in this study. The plot shows excellent consistency in device performance for devices of each type. The cycles correspond to the initial 100 stabilization CV cycles carried out at 20mV/s.

The rate performance of 50mg/mL and 10mg/mL NiO:C-pSi electrodes operating in the capacitive-regime was evaluated by CV over multiple scan-rates which are shown in **Figure 4.10**. The 50mg/mL electrode was cycled at 10, 15, 20, 25, 50, 100, 250mV/s. In the plot over the range of 25 to 250mV/s, there is only slight degradation in the performance as rate increases up to 100mV/s. This is indicated by the near identical shape of the curves. At 250mV/s, the electrode maintains appreciable capacitive charge-storage, though it has reduced slightly, indicated by the slight closing of the CV profile. Good stability of the NiO:C-pSi electrode at high-rates is evidence of fast surface and near-surface reactions rather than slower bulk reactions. Hence, it is believed that within the reduced voltage window, there is minimal diffusion of active ions into the interior of the NiO and no subsequent bulk phase transition occurs during charging/discharging.

The plot for the 50mg/mL electrode cycled at 10 to 25mV/s also shows good stability at low rates, however, in this plot the performance actually improves with increasing rate. This improvement with rate is possibly evidence of charge-leakage effects which are more pronounced

at lower rates. Near identical behavior was observed for the 10mg/mL electrode, except the electrode exhibited a lower overall capacitance. Additionally, the 10mg/mL electrode was only cycled to 200mV/s instead of 250mV/s. There was no intentional reason for this except that these devices were tested at different times.



Figure 4. 10 CV curves of increasing rate for NiO:C-pSi electrodes prepared with (left) 50mg/mL and (right) 10mg/mL precursor concentrations. Scan-rate ranges are indicated in the plots.

Galvanostatic charge-discharge

**Figure 4.11** provides discharge GCD curves for 50mg/mL and 10mg/mL NiO:C-pSi electrodes when charged to different maximum potentials at a rate of  $400\mu$ A/cm<sup>2</sup>. The 50mg/mL electrode was charged to potentials of 360, 380, 400, 420, 440, and 450mV (vs. Ag/AgCl). The 10mg/mL

electrode was charged to potentials of 340, 350, 360, 370, 380, 390, and 400mV (vs. Ag/AgCl). For both electrodes, at the highest charging potentials, there is a transition from linear (capacitive-like) discharging to more battery-like discharging signified by the presence of an increasingly prominent potential shelf which is indicative of Faradaic discharging reactions. The capacity of the 50mg/mL electrode increased with maximum charging potential from 2 to  $4\mu$ Ah/cm<sup>2</sup>, and similarly, the 10mg/mL electrode increased from 1.4 to  $2.4\mu$ Ah/cm<sup>2</sup>.



**Figure 4. 11** Discharge curves collected by GCD at  $400\mu$ A/cm<sup>2</sup> of (**a**) 50mg/mL and (**b**) 10mg/mL electrodes after being charged to increasingly higher potentials. The 50mg/mL electrode was charged to potentials of 360 to 450mV (vs. Ag/AgCl) and the 10mg/mL electrode was charged to potentials ranging from 340 to 400mV (vs. Ag/AgCl).

The GCD rate performance was subsequently evaluated by charging and discharging each electrode at currents ranging from  $400\mu$ A/cm<sup>2</sup> to 2mA/cm<sup>2</sup>. These discharge curves are provided in **Figure 4.12**. Maximum charging potentials of 400mV (vs. Ag/AgCl) for the 10mg/mL electrode and 450mV (vs. Ag/AgCl) for the 50mg/mL electrode were selected based on the previous experiments shown in **Figure 4.11**. Attempting to charge to much higher voltages, particularly at lower currents, would result in overcharging of the device and more rapid degradation. Both electrodes exhibit good stability up to 1mA/cm<sup>2</sup> with capacities that only decrease slightly with increasing current from ~2.4 to 2.3µAh/cm<sup>2</sup> for the 10mg/mL electrode and

4.0 to  $3.7\mu$ Ah/cm<sup>2</sup> for the 50mg/mL electrode. These GCD capacities are slightly less, but still consistent, with the values determined from CV measurements. At 2mA/cm<sup>2</sup>, the performance degrades to  $1.9\mu$ Ah/cm<sup>2</sup> and  $3.0\mu$ Ah/cm<sup>2</sup> for the 10mg/mL and 50mg/mL electrodes, respectively. Degradation in the performance at higher rates is an indication that the diffusion and charge-transfer rate are not able to maintain pace with the current which will introduce increased charge-loss due to the resistance. This will result in a higher charging potential shelf and a lower discharging potential shelf, as observed here.



**Figure 4. 12** GCD discharge curves for a (**a**) 50mg/mL and a (**b**) 10mg/mL electrode collected at currents ranging from  $400\mu$ A/cm<sup>2</sup> to 2mA/cm<sup>2</sup>. The 10mg/mL electrode was charged to a potential of 400mV (vs. Ag/AgCl) while the 50mg/mL electrode was charged to a potential of 450mV (vs. Ag/AgCl). These discharging curves show good stability for both electrode types over the range of currents tested with degradation setting in only at the highest current (2mA/cm<sup>2</sup>).

**Figure 4.13**a shows charging and discharging cycles of each device type cycled only in the linear, capacitive, regime at  $400\mu$ A/cm<sup>2</sup> to a maximum potential of 340mV (vs. Ag/AgCl). The charging and discharging times for each electrode in the plot increase, as expected from the CV analysis, with increasing concentration of the deposited NiO precursor. This is attributed to two effects: (1) there is likely an increase in the surface area with additional NiO nanoparticles which is directly proportional to the EDL charging, and (2) with more accessible NiO there is an increase in the number of active surface sites for the pseudocapacitive reaction to take place.

A plot of the capacitance vs. current for each electrode cycled in the capacitive regime at different currents is provided in **Figure 4.13**b over the range of 100µA/cm<sup>2</sup> to 4mA/cm<sup>2</sup>. For each electrode, the greatest capacitance was observed at 100µA/cm<sup>2</sup>, which is approximately 10, 18, and 25mF/cm<sup>2</sup> for the C-pSi, 10 mg/mL NiO:C-pSi, and 50 mg/mL NiO:C-pSi electrodes, respectively. These values are comparable to, or even exceed that of many other reported on-chip micro-supercapacitor electrodes.<sup>5, 137-140</sup> Furthermore, the GCD rate performance shows that these electrodes exhibit excellent stability over the range of currents tested. In particular, there is only 7% degradation in the 50mg/mL NiO:C-pSi electrode with increasing rate, which is quite small compared to other reported devices that show high capacitance at low currents but degrade drastically as current increases only slightly.<sup>141, 142</sup>



Figure 4. 13 (a) Three-electrode GCD curves collected at  $400\mu$ A/cm<sup>2</sup> on each of the electrode types tested in this study. (b) A plot of the GCD discharge capacitance with

increasing current for each electrode type tested. The GCD discharge curves for the NiO electrodes used to calculate the capacitance in (b) are shown in (c) 50 mg/mL and (d) 10 mg/mL.

## 4.5 Conclusion

In summary, electrodes composed of C-pSi with NiO deposited on the surface, are presented as a versatile platform for development of electrochemical energy-storage devices that are compatible with on-chip integration. The use of high surface area C-pSi facilitates the growth of NiO within the nanoscale pores to form electrochemically active nanoparticles. The properties of the nanocomposites were characterized by SEM, EDX, XRD, and Raman spectroscopy. Threeelectrode experiments are performed in an aqueous electrolyte on devices prepared with 10mg/mL and 50mg/mL NiO precursor concentrations. The devices were tested by CV and GCD and showed a significant capacitive-like charge-storage component superimposed on conventional battery-like Faradaic redox reaction peaks. A maximum capacity of 6.6µAh/cm<sup>2</sup> for the 50mg/mL electrodes and 2.9µAh/cm<sup>2</sup> for the 10mg/mL were observed by CV measurements. It was also shown using a 10mg/mL electrode that the capacity could be increased by nearly 4x by increasing the voltage window but this also results in degradation of the electrode within a few cycles after reaching this maximum. The maximum capacity of the 50mg/mL electrode when testing by GCD was 4.0µAh/cm<sup>2</sup> and the 10mg/mL electrode showed a maximum capacity of 2.4µAh/cm<sup>2</sup>. Evaluation of just the capacitive contribution by GCD of the electrodes gives an average capacitance of 25mF/cm<sup>2</sup> for the 50mg/mL electrode and 18mF/cm<sup>2</sup> for the 10mg/mL electrode, which are both improved over the pure C-pSi electrode capacitance of 10mF/cm<sup>2</sup>. These values are comparable to other reported supercapacitors for on-chip applications.

## **CHAPTER 5**

## SUMMARY

Presented in this dissertation were the investigations of multiple and diverse applications of a nanocomposite materials system composed of porous silicon (pSi) and transition metal oxides (TMOs). The primary application areas discussed were nanoparticle synthesis, variable conductivity devices (memristors), and electrochemical energy-storage electrodes. The pSi is envisioned to serve two main functions: 1) to confine the growth of the TMO to the nanoscale regime and 2) to play an active role in device performance. The pSi films utilized in this dissertation were formed by electrochemical etching of crystalline Si (cSi) wafers, resulting in the formation of vertically aligned nanoscale pores embedded within cSi substrates. The TMOs are formed from the thermal decomposition and subsequent annealing of precursors derived from solutions deposited into the pSi matrices. Throughout this dissertation, nickel oxide (NiO) was the primary TMO implemented, while titanium dioxide (TiO<sub>2</sub>) was demonstrated for potential application to memristors.

In Chapter 2 it was demonstrated that pSi is effective at limiting the growth of NiO nanoparticles when derived by thermal decomposition and subsequent annealing of a Ni-acetate precursor. This was demonstrated over a range of annealing temperatures and pSi pore sizes, and compared to NiO grown by similar methods on planar crystalline Si (cSi) substrates. When NiO was grown in pSi films etched at the same rate producing films with average pore diameter of  $64nm \pm 25nm$ , and annealed over a range of temperatures from  $300^{\circ}$ C to  $1100^{\circ}$ C the resulting average NiO crystallite size increased from ~10nm to >100nm, as determined by employing Scherrer's equation (**Equation 2.1**) on the NiO (200) XRD peak. SEM imaging confirmed the

trend and also revealed deformation of the pSi pores due to oxidation of the Si. The increase in average NiO crystallite size beyond that of the average pSi pore size is attributed to this deformation which allowed extended growth. Over the same annealing temperature range, the NiO crystallites produced on planar cSi samples showed an increase in size from ~15nm to >200nm, as determined by Scherrer's equation (**Equation 2.1**). This trend is confirmed by SEM image analysis which further revealed that while NiO nanoparticles annealed at low temperatures on cSi grow more or less unbounded, at 800°C and above, the particles are large enough to impinge on neighboring particles and begin to sinter, restricting further growth.

Growing NiO by annealing at the same temperature (700°C) in pSi films with different average pore sizes (~20nm to 57nm) produced NiO crystallites that increased with pore size from ~10nm to 26nm average crystallite diameter. TEM imaging of particles extracted from the 17.5mA/cm<sup>2</sup> pSi film showed aggregated particles of ~20 to 30nm in diameter, close to the value estimated by XRD analysis. UV-vis absorption measurements on the extracted particles suspended in DI-H<sub>2</sub>O allowed estimation of the optical bandgap which decreased with increase in size of the particles from 3.90eV to 3.72eV, consistent with values typically reported for NiO nanomaterials. The results of these studies demonstrate that utilizing the interior of pSi is an effective template permitting a measure of control in size and properties through simple selection of the pSi etching parameters and annealing temperature. Additionally, the methods developed in these studies for producing nanocomposite metal oxide:pSi materials were utilized in the subsequent chapters.

In chapter 3, both NiO:pSi and TiO<sub>2</sub>:pSi nanocomposite devices were investigated for possible application as memristors. Electrical characterization carried out by sinusoidal voltage sweep of a NiO:pSi device produced the characteristic pinched hysteresis I/V curve recognized as the fingerprint of memristive devices. Current saturation (constant voltage) measurements produced a continuously increasing current up to some maximum value that is dependent on the

applied bias. Analysis of the current saturation data suggested near constant initial and final resistance values of  $32k\Omega$  and  $6k\Omega$ , respectively, in the voltage regime from 4V to 6V. A device-level model was also described and fit to the current saturation data of the NiO:pSi device which considers the accumulation of mobile ionic defects towards the numerous NiO/Si interfaces to cause a change in an effective energy barrier. This effect, in turn, causes a variation in charge-flow across the interface resulting in an increase in the overall current. A two-term fit of the model was shown to be sufficient to fit the data, and estimation of mobility of ionic defects in the NiO were estimated to be ~0.5 and 3 x  $10^{-10}$ cm<sup>2</sup>/Vs.

Investigation of the TiO<sub>2</sub>:pSi devices by cyclic voltammetry also produced hysteresis I/V curves, but the presence of a significant charge-storage component prevented the full collapse of the curves at the origin. The charge-storage effect is attributed to electrochemical capacitive and reversible redox processes at the numerous  $TiO_2$  – pore wall interfaces. The variation in conductivity was observed to be dependent on the sweep rate, with open, outer loops at higher rates of 1V/s and 500mV/s. The outer loops collapse to single values at 100mV/s which could be explained by considering a similar interfacial-defect model as in the NiO:pSi devices. In this case, a maximal change in an effective potential barrier would occur at lower voltages as the sweep rate decreases resulting in observation of minimal to no change in the conductivity.

Current saturation measurements collected on TiO<sub>2</sub>:pSi devices showed memristive behavior as well as charge-storage behavior. The total charge stored at each voltage was determined by integration of the 0V discharge curves after each voltage step. Above 8V, the total charge converges to approximately 6 $\mu$ C. It was also seen that only at voltages of 14V and above was the presence of a memristive effect observed. However, even in this range, initial charging of the device up to ~3.1 $\mu$ C was necessary prior to the observation of memristance. The presence of the charge-storage component made it difficult to directly fit the model previously described to the
TiO<sub>2</sub>:pSi device data. However, similarities in device behavior of both TiO<sub>2</sub>:pSi and NiO:pSi devices support the assertion that the underlying mechanism of ionic migration is directly applicable to the TiO<sub>2</sub>:pSi system, as well. For instance, both TiO<sub>2</sub> and NiO:pSi devices were found to be symmetric in their behavior (no preferred polarization of the electrodes), and both exhibit non-crossing I/V hysteresis behavior. Furthermore, implementation of these model nanocomposite materials demonstrate a potential path for developing memristive devices at scales much larger (up to several 10s of  $\mu$ m's) than those at which the phenomenon is typically observed (10s of nm's or less). It is envisioned that each metal-oxide filled pore serves as a single element and their collective operation results in a macroscale effect. Such devices would not be viable for traditional memory applications, but it could be expected that novel and unique applications would benefit from large-scale discrete devices. Furthermore, these devices are produced directly within a crystalline Si wafer making a path for simple integration feasible.

In Chapter 4, electrodes composed of carbonized-pSi (C-pSi) with NiO deposited on the surface, were presented as a versatile platform for development of electrochemical energy-storage compatible for on-chip applications. Three-electrode experiments were performed in an aqueous electrolyte on devices prepared with different concentrations of the initially deposited NiO precursor (10mg/mL and 50mg/mL). The devices were tested by cyclic voltammetry (CV) and Galvanostatic charge-discharge (GCD) and showed a significant capacitive-like charge-storage component superimposed on conventional battery-like Faradaic redox reaction peaks. A maximum capacity of 6.6µAh/cm<sup>2</sup> for the 50mg/mL electrodes and 2.9µAh/cm<sup>2</sup> for the 10mg/mL were observed by CV measurements. It was also shown using a 10mg/mL electrode that the capacity could be increased nearly 4x by increasing the voltage window, but this also results in degradation of the electrode within a few cycles. The maximum capacity of the 50mg/mL electrode when testing by GCD was 4.0µAh/cm<sup>2</sup> and the 10mg/mL electrode showed a maximum

capacity of  $2.4\mu$ Ah/cm<sup>2</sup>. Evaluation of just the capacitive contribution by GCD of the electrodes gives an average capacitance of near 25mF/cm<sup>2</sup> for the 50mg/mL electrode and 18mF/cm<sup>2</sup> for the 10mg/mL electrode, which are both improved over the pure C-pSi electrode capacitance of 10mF/cm<sup>2</sup>. These capacitance values are comparable to other reported supercapacitors developed for on-chip applications.

In summary, metal oxide:pSi were demonstrated throughout this dissertation for multiple and diverse applications. The pSi platform which is developed directly on the surface of a crystalline Si wafer offers a unique and novel approach to developing nanomaterials and nanocomposites and is well-suited for direct integration on-chip. Furthermore, the ability to tune the pore size and pore depth, and thus the effective material parameters, through simple variation of the etch currents would allow for a wide range of tunable device behaviors.

# REFERENCES

1. Ma, Q.-l.; Zhai, B.-g.; Huang, Y. M., Sol–gel derived ZnO/porous silicon composites for tunable photoluminescence. *Journal of Sol-Gel Science and Technology* **2012**, *64* (1), 110-116.

2. Pacholski, C., Photonic Crystal Sensors Based on Porous Silicon. *Sensors* **2013**, *13* (4).

3. Chatterjee, S.; Carter, R.; Oakes, L.; Erwin, W. R.; Bardhan, R.; Pint, C. L., Electrochemical and Corrosion Stability of Nanostructured Silicon by Graphene Coatings: Toward High Power Porous Silicon Supercapacitors. *The Journal of Physical Chemistry C* **2014**, *118* (20), 10893-10902.

4. Oakes, L.; Westover, A.; Mares, J. W.; Chatterjee, S.; Erwin, W. R.; Bardhan, R.; Weiss, S. M.; Pint, C. L., Surface engineered porous silicon for stable, high performance electrochemical supercapacitors. *Scientific Reports* **2013**, *3*, 3020.

5. Gardner, D. S.; Holzwarth, C. W.; Liu, Y.; Clendenning, S. B.; Jin, W.; Moon, B.-K.; Pint, C.; Chen, Z.; Hannah, E. C.; Chen, C.; Wang, C.; Mäkilä, E.; Chen, R.; Aldridge, T.; Gustafson, J. L., Integrated on-chip energy storage using passivated nanoporous-silicon electrochemical capacitors. *Nano Energy* **2016**, *25*, 68-79.

6. Archer, M.; Christophersen, M.; Fauchet, P. M., Electrical porous silicon chemical sensor for detection of organic solvents. *Sensors and Actuators B: Chemical* **2005**, *106* (1), 347-357.

7. Destino, J. F.; Kraut, N. D.; Hargrave, L. E.; Bright, F. V., Robust pH-responsive group IV metal oxide functionalized porous silicon platforms. *Materials Letters* **2016**, *181*, 47-51.

8. Bandarenka, V. H.; Girel, V. K.; Zavatski, A. S.; Panarin, A.; Terekhov, N. S., Progress in the Development of SERS-Active Substrates Based on Metal-Coated Porous Silicon. *Materials* **2018**, *11* (5).

9. Rodriguez, G. A.; Hu, S.; Weiss, S. M., Porous silicon ring resonator for compact, high sensitivity biosensing applications. *Optics Express* **2015**, *23* (6), 7111-7119.

10. Anglin, E. J.; Cheng, L.; Freeman, W. R.; Sailor, M. J., Porous silicon in drug delivery devices and materials. *Advanced Drug Delivery Reviews* **2008**, *60* (11), 1266-1277.

11. Beavers, K. R.; Werfel, T. A.; Shen, T.; Kavanaugh, T. E.; Kilchrist, K. V.; Mares, J. W.; Fain, J. S.; Wiese, C. B.; Vickers, K. C.; Weiss, S. M.; Duvall, C. L., Porous Silicon and Polymer Nanocomposites for Delivery of Peptide Nucleic Acids as Anti-MicroRNA Therapies. *Advanced Materials* **2016**, *28* (36), 7984-7992.

12. Canham, L., *Handbook of Porous Silicon*. Springer International Publishing: Switzerland, 2014.

13. Halimaoui, A., Determination of the specific surface area of porous silicon from its etch rate in HF solutions. *Surface Science* **1994**, *306* (1), L550-L554.

14. Sailor, M. J., *Porous Silicon in Practice: Preparation, Characterization and Applications*. Wiley-VCH Verlag GmbH & Co. KGaA: Weinheim, Germany, 2012.

15. Rao, C. N. R.; Raveau, B., *Transition Metal Oxides: Structure, Properties, and Synthesis of Ceramic Oxides.* 2nd ed.; Wiley-VCH: Weinheim, Germany 1998.

16. Wang, B.; Bates, J. B.; Hart, F. X.; Sales, B. C.; Zuhr, R. A.; Robertson, J. D., Characterization of Thin-Film Rechargeable Lithium Batteries with Lithium Cobalt Oxide Cathodes. *Journal of The Electrochemical Society* **1996**, *143* (10), 3203-3213.

17. Thackeray, M. M.; Johnson, C. S.; Vaughey, J. T.; Li, N.; Hackney, S. A., Advances in manganese-oxide 'composite' electrodes for lithium-ion batteries. *Journal of Materials Chemistry* **2005**, *15* (23), 2257-2267.

18. Srinivasan, V.; Weidner, J. W., An Electrochemical Route for Making Porous Nickel Oxide Electrochemical Capacitors. *Journal of The Electrochemical Society* **1997**, *144* (8), L210-L213.

19. Trasatti, S.; Buzzanca, G., Ruthenium dioxide: A new interesting electrode material. Solid state structure and electrochemical behaviour. *Journal of Electroanalytical Chemistry and Interfacial Electrochemistry* **1971**, *29* (2), A1-A5.

20. Brousse, T.; Toupin, M.; Dugas, R.; Athouël, L.; Crosnier, O.; Bélanger, D., Crystalline MnO2 as Possible Alternatives to Amorphous Compounds in Electrochemical Supercapacitors. *Journal of The Electrochemical Society* **2006**, *153* (12), A2171-A2180.

21. Wang, J.; Polleux, J.; Lim, J.; Dunn, B., Pseudocapacitive Contributions to Electrochemical Energy Storage in TiO2 (Anatase) Nanoparticles. *The Journal of Physical Chemistry C* **2007**, *111* (40), 14925-14931.

22. Tomchenko, A. A.; Harmer, G. P.; Marquis, B. T.; Allen, J. W., Semiconducting metal oxide sensor array for the selective detection of combustion gases. *Sensors and Actuators B: Chemical* **2003**, *93* (1), 126-134.

23. Garzella, C.; Comini, E.; Tempesti, E.; Frigeri, C.; Sberveglieri, G., TiO2 thin films by a novel sol-gel processing for gas sensor applications. *Sensors and Actuators B: Chemical* **2000**, *68* (1), 189-196.

24. Riegel, J.; Neumann, H.; Wiedenmann, H. M., Exhaust gas sensors for automotive emission control. *Solid State Ionics* **2002**, *152-153*, 783-800.

25. Smith, R. D. L.; Prévot, M. S.; Fagan, R. D.; Zhang, Z.; Sedach, P. A.; Siu, M. K. J.; Trudel, S.; Berlinguette, C. P., Photochemical Route for Accessing Amorphous Metal Oxide Materials for Water Oxidation Catalysis. *Science* **2013**, *340* (6128), 60.

26. Liu, F.; Sang, Y.; Ma, H.; Li, Z.; Gao, Z., Nickel oxide as an effective catalyst for catalytic combustion of methane. *Journal of Natural Gas Science and Engineering* **2017**, *41*, 1-6.

27. O'Regan, B.; Grätzel, M., A low-cost, high-efficiency solar cell based on dye-sensitized colloidal TiO2 films. *Nature* **1991**, *353* (6346), 737-740.

28. Gao, J.; Perkins, C. L.; Luther, J. M.; Hanna, M. C.; Chen, H.-Y.; Semonin, O. E.; Nozik, A. J.; Ellingson, R. J.; Beard, M. C., n-Type Transition Metal Oxide as a Hole Extraction Layer in PbS Quantum Dot Solar Cells. *Nano Letters* **2011**, *11* (8), 3263-3266.

29. Shen, Z. X.; Dessau, D. S., Electronic structure and photoemission studies of late transition-metal oxides — Mott insulators and high-temperature superconductors. *Physics Reports* **1995**, *253* (1), 1-162.

30. Dawson, J. A.; Guo, Y.; Robertson, J., Energetics of intrinsic defects in NiO and the consequences for its resistive random access memory performance. *Applied Physics Letters* **2015**, *107* (12), 122110.

31. Bennett, W. G.; Hooten, N. C.; Schrimpf, R. D.; Reed, R. A.; Mendenhal, M. H.; Alles, M. L.; Bi, J.; Zhang, E. X.; Linten, D.; Jurzak, M.; Fantini, A., Single- and Multiple-Event Induced Upsets in <formula formulatype="inline"><tex Notation="TeX">\${\rm Hf0}\_2/{\rm Hf}}</tex</tr>

32. Bousoulas, P.; Michelakaki, I.; Tsoukalas, D., Influence of oxygen content of room temperature TiO2-x deposited films for enhanced resistive switching memory performance. *Journal of Applied Physics* **2014**, *115* (3), 034516.

33. Messerschmitt, F.; Kubicek, M.; Schweiger, S.; Rupp, J. L. M., Memristor Kinetics and Diffusion Characteristics for Mixed Anionic-Electronic SrTiO3-δ Bits: The Memristor-Based Cottrell Analysis Connecting Material to Device Performance. *Advanced Functional Materials* **2014**, *24* (47), 7448-7460.

34. Hamaguchi, M.; Aoyama, K.; Asanuma, S.; Uesu, Y.; Katsufuji, T., Electric-fieldinduced resistance switching universally observed in transition-metal-oxide thin films. *Applied Physics Letters* **2006**, *88* (14), 142508. 35. Markov, P.; Marvel, R. E.; Conley, H. J.; Miller, K. J.; Haglund, R. F.; Weiss, S. M., Optically Monitored Electrical Switching in VO2. *ACS Photonics* **2015**, *2* (8), 1175-1182.

36. Harris, N. R.; Hill, M.; Torah, R.; Townsend, R.; Beeby, S.; White, N. M.; Ding, J., A multilayer thick-film PZT actuator for MEMs applications. *Sensors and Actuators A: Physical* **2006**, *132* (1), 311-316.

37. Li, D.; Shi, D.; Liu, Z.; Liu, H.; Guo, Z., TiO2 nanoparticles on nitrogen-doped graphene as anode material for lithium ion batteries. *Journal of Nanoparticle Research* **2013**, *15* (5), 1674.

38. Arico, A. S.; Bruce, P.; Scrosati, B.; Tarascon, J.-M.; Van Schalkwijk, W., Nanostructured materials for advanced energy conversion and storage devices. In *Materials for Sustainable Energy*, Co-Published with Macmillan Publishers Ltd, UK: 2010; pp 148-159.

39. Franke, M. E.; Koplin, T. J.; Simon, U., Metal and Metal Oxide Nanoparticles in Chemiresistors: Does the Nanoscale Matter? *Small* **2006**, *2* (1), 36-50.

40. Gillen, R.; Robertson, J., Accurate screened exchange band structures for the transition metal monoxides MnO, FeO, CoO and NiO. *Journal of Physics: Condensed Matter* **2013**, *25* (16), 165502.

41. Farhi, R.; Petot-Ervas, G., Electrical conductivity and chemical diffusion coefficient measurements in single crystalline nickel oxide at high temperatures. *Journal of Physics and Chemistry of Solids* **1978**, *39* (11), 1169-1173.

42. Wu, M.-S.; Wang, M.-J.; Jow, J.-J., Fabrication of porous nickel oxide film with open macropores by electrophoresis and electrodeposition for electrochemical capacitors. *Journal of Power Sources* **2010**, *195* (12), 3950-3955.

43. Wu, M.-S.; Huang, C.-Y.; Lin, K.-H., Electrophoretic deposition of nickel oxide electrode for high-rate electrochemical capacitors. *Journal of Power Sources* **2009**, *186* (2), 557-564.

44. Srinivasan, V.; Weidner, J. W., Studies on the Capacitance of Nickel Oxide Films: Effect of Heating Temperature and Electrolyte Concentration. *Journal of The Electrochemical Society* **2000**, *147* (3), 880-885.

45. Yuan, C.; Zhang, X.; Su, L.; Gao, B.; Shen, L., Facile synthesis and self-assembly of hierarchical porous NiO nano/micro spherical superstructures for high performance supercapacitors. *J. Mater. Chem.* **2009**, *19* (32), 5772-5777.

46. Yan, X.; Tong, X.; Wang, J.; Gong, C.; Zhang, M.; Liang, L., Synthesis of hollow nickel oxide nanotubes by electrospinning with structurally enhanced lithium storage properties. *Materials Letters* **2014**, *136*, 74-77.

47. Wang, J.; Wei, L.; Zhang, L.; Jiang, C.; Siu-Wai Kong, E.; Zhang, Y., Preparation of high aspect ratio nickel oxide nanowires and their gas sensing devices with fast response and high sensitivity. *Journal of Materials Chemistry* **2012**, *22* (17), 8327-8335.

48. Hotovy, I.; Rehacek, V.; Siciliano, P.; Capone, S.; Spiess, L., Sensing characteristics of NiO thin films as NO2 gas sensor. *Thin Solid Films* **2002**, *418* (1), 9-15.

49. Cantalini, C.; Post, M.; Buso, D.; Guglielmi, M.; Martucci, A., Gas sensing properties of nanocrystalline NiO and Co3O4 in porous silica sol–gel films. *Sensors and Actuators B: Chemical* **2005**, *108* (1), 184-192.

50. Fominykh, K.; Feckl, J. M.; Sicklinger, J.; Döblinger, M.; Böcklein, S.; Ziegler, J.; Peter, L.; Rathousky, J.; Scheidt, E.-W.; Bein, T.; Fattakhova-Rohlfing, D., Ultrasmall Dispersible Crystalline Nickel Oxide Nanoparticles as High-Performance Catalysts for Electrochemical Water Splitting. *Advanced Functional Materials* **2014**, *24* (21), 3123-3129.

51. Azens, A.; Kullman, L.; Vaivars, G.; Nordborg, H.; Granqvist, C. G., Sputter-deposited nickel oxide for electrochromic applications. *Solid State Ionics* **1998**, *113-115*, 449-456.

52. Yuan, Y. F.; Xia, X. H.; Wu, J. B.; Chen, Y. B.; Yang, J. L.; Guo, S. Y., Enhanced electrochromic properties of ordered porous nickel oxide thin film prepared by self-assembled colloidal crystal template-assisted electrodeposition. *Electrochimica Acta* **2011**, *56* (3), 1208-1212.

53. Lee, M.; Ho, C.; Lo, C.; Peng, T.; Yao, Y., Effect of Oxygen Concentration on Characteristics of NiO<formula formulatype="inline"><tex>\$\_{\mathbb{rmula}} {\mathbb{rmula}} {\mathbf{rmula}} {

54. Mares, J. W.; Fain, J. S.; Weiss, S. M., Variable conductivity of nanocomposite nickel oxide/porous silicon. *Physical Review B* **2013**, *88* (7), 075307.

55. Min, K. C.; Kim, M.; You, Y. H.; Lee, S. S.; Lee, Y. K.; Chung, T. M.; Kim, C. G.; Hwang, J. H.; An, K. S.; Lee, N. S.; Kim, Y., NiO thin films by MOCVD of Ni(dmamb)2 and their resistance switching phenomena. *Surface and Coatings Technology* **2007**, *201* (22), 9252-9255.

56. Mendoza-Galván, A.; Vidales-Hurtado, M. A.; López-Beltrán, A. M., Comparison of the optical and structural properties of nickel oxide-based thin films obtained by chemical bath and sputtering. *Thin Solid Films* **2009**, *517* (10), 3115-3120.

57. Malandrino, G.; Perdicaro, L. M. S.; Fragalà, I. L.; Lo Nigro, R.; Losurdo, M.; Bruno, G., MOCVD Template Approach to the Fabrication of Free-Standing Nickel(II) Oxide Nanotube Arrays: Structural, Morphological, and Optical Properties Characterization. *The Journal of Physical Chemistry C* **2007**, *111* (8), 3211-3215.

58. Yeh, W.-c.; Matsumura, M., Chemical Vapor Deposition of Nickel Oxide Films from Bis- $\pi$ -Cyclopentadienyl-Nickel. *Japanese Journal of Applied Physics* **1997**, *36* (Part 1, No. 11), 6884-6887.

59. Sasi, B.; Gopchandran, K. G., Nanostructured mesoporous nickel oxide thin films. *Nanotechnology* **2007**, *18* (11), 115613.

60. Gondal, M. A.; Saleh, T. A.; Drmosh, Q. A., Synthesis of nickel oxide nanoparticles using pulsed laser ablation in liquids and their optical characterization. *Applied Surface Science* **2012**, *258* (18), 6982-6986.

61. Porqueras, I.; Bertran, E., Electrochromic behaviour of nickel oxide thin films deposited by thermal evaporation. *Thin Solid Films* **2001**, *398-399*, 41-44.

62. Al-Ghamdi, A. A.; Mahmoud, W. E.; Yaghmour, S. J.; Al-Marzouki, F. M., Structure and optical properties of nanocrystalline NiO thin film synthesized by sol–gel spin-coating method. *Journal of Alloys and Compounds* **2009**, *486* (1), 9-13.

63. Boutwell, R. C.; Wei, M.; Scheurer, A.; Mares, J. W.; Schoenfeld, W. V., Optical and structural properties of NiMgO thin films formed by sol–gel spin coating. *Thin Solid Films* **2012**, *520* (13), 4302-4304.

64. Zayim, E. O.; Turhan, I.; Tepehan, F. Z.; Ozer, N., Sol–gel deposited nickel oxide films for electrochromic applications. *Solar Energy Materials and Solar Cells* **2008**, *92* (2), 164-169.

65. Ghosh, M.; Biswas, K.; Sundaresan, A.; Rao, C. N. R., MnO and NiO nanoparticles: synthesis and magnetic properties. *Journal of Materials Chemistry* **2006**, *16* (1), 106-111.

66. Moghaddam, J.; Hashemi, E., Fabrication and characterization of NiO nanoparticles by precipitation from aqueous solution. *Korean Journal of Chemical Engineering* **2014**, *31* (3), 503-508.

67. Patil, P. S.; Kadam, L. D., Preparation and characterization of spray pyrolyzed nickel oxide (NiO) thin films. *Applied Surface Science* **2002**, *199* (1), 211-221.

68. Carnes, C. L.; Stipp, J.; Klabunde, K. J.; Bonevich, J., Synthesis, Characterization, and Adsorption Studies of Nanocrystalline Copper Oxide and Nickel Oxide. *Langmuir* **2002**, *18* (4), 1352-1359.

69. El-Kemary, M.; Nagy, N.; El-Mehasseb, I., Nickel oxide nanoparticles: Synthesis and spectral studies of interactions with glucose. *Materials Science in Semiconductor Processing* **2013**, *16* (6), 1747-1752.

70. Hashem, M.; Saion, E.; Al-Hada, N. M.; Kamari, H. M.; Shaari, A. H.; Talib, Z. A.; Paiman, S. B.; Kamarudeen, M. A., Fabrication and characterization of semiconductor nickel oxide (NiO) nanoparticles manufactured using a facile thermal treatment. *Results in Physics* **2016**, *6*, 1024-1030.

71. Wang, X.; Song, J.; Gao, L.; Jin, J.; Zheng, H.; Zhang, Z., Optical and electrochemical properties of nanosized NiO via thermal decomposition of nickel oxalate nanofibres. *Nanotechnology* **2004**, *16* (1), 37-39.

72. Richardson, J. T.; Yiagas, D. I.; Turk, B.; Forster, K.; Twigg, M. V., Origin of superparamagnetism in nickel oxide. *Journal of Applied Physics* **1991**, *70* (11), 6977-6982.

73. Mohamed, M. A.; Halawy, S. A.; Ebrahim, M. M., Non-isothermal decomposition of nickel acetate tetrahydrate. *J. Anal. Appl. Pyrolysis* **1993**, *27*, 109 - 118.

74. Hammond, C., *The Basics of Crystallography and Diffraction*. 2nd ed.; Oxford University Press, Inc.: New York, New York, 2001; p 352.

75. Langford, J. I.; Wilson, A. J. C., Scherrer after sixty years: A survey and some new results in the determination of crystallite size. *Journal of Applied Crystallography* **1978**, *11* (2), 102-113.

76. Fox, M., *Optical properties of solids*. 2nd ed. ed.; Oxford University Press: Oxford, [England, 2010.

77. Tauc, J.; Grigorovici, R.; Vancu, A., Optical Properties and Electronic Structure of Amorphous Germanium. *physica status solidi (b)* **1966**, *15* (2), 627-637.

78. Ai, L.; Fang, G.; Yuan, L.; Liu, N.; Wang, M.; Li, C.; Zhang, Q.; Li, J.; Zhao, X., Influence of substrate temperature on electrical and optical properties of p-type semitransparent conductive nickel oxide thin films deposited by radio frequency sputtering. *Applied Surface Science* **2008**, *254* (8), 2401-2405.

79. Fain, J. S.; Mares, J. W.; Weiss, S. M., Size-controlled nickel oxide nanoparticle synthesis using mesoporous silicon thin films. *Journal of Nanoparticle Research* **2015**, *17* (8), 331.

80. Lu, Y. M.; Hwang, W. S.; Yang, J. S.; Chuang, H. C., Properties of nickel oxide thin films deposited by RF reactive magnetron sputtering. *Thin Solid Films* **2002**, *420-421*, 54-61.

81. Song, X.; Gao, L., Facile Synthesis and Hierarchical Assembly of Hollow Nickel Oxide Architectures Bearing Enhanced Photocatalytic Properties. *The Journal of Physical Chemistry C* **2008**, *112* (39), 15299-15305.

82. Wang, Z. L.; Wu, W., Nanotechnology-Enabled Energy Harvesting for Self-Powered Micro-/Nanosystems. *Angewandte Chemie International Edition* **2012**, *51* (47), 11700-11721.

83. Lin, Y.; Xie, T.; Cheng, B.; Geng, B.; Zhang, L., Ordered nickel oxide nanowire arrays and their optical absorption properties. *Chemical Physics Letters* **2003**, *380* (5), 521-525.

84. Ahmad, T.; Ramanujachary, K. V.; Lofland, S. E.; Ganguli, A. K., Magnetic and electrochemical properties of nickel oxide nanoparticles obtained by the reverse-micellar route. *Solid State Sciences* **2006**, *8* (5), 425-430.

85. Dharmaraj, N.; Prabu, P.; Nagarajan, S.; Kim, C. H.; Park, J. H.; Kim, H. Y., Synthesis of nickel oxide nanoparticles using nickel acetate and poly(vinyl acetate) precursor. *Materials Science and Engineering: B* **2006**, *128* (1), 111-114.

86. Wang, C.-B.; Gau, G.-Y.; Gau, S.-J.; Tang, C.-W.; Bi, J.-L., Preparation and characterization of nanosized nickel oxide. *Catalysis Letters* **2005**, *101* (3), 241-247.

87. Richardson, J. T.; Milligan, W. O., Magnetic Properties of Colloidal Nickelous Oxide. *Physical Review* **1956**, *102* (5), 1289-1294.

88. Hooker, P. D.; Klabunde, K. J., Reaction of nickel atoms with molten salts. A new approach to the synthesis of nanoscale metal, metal oxide, and metal carbide particles. *Chemistry of Materials* **1993**, *5* (8), 1089-1093.

89. Jones, C. F.; Segall, R. L.; Smart, R. S. C.; Turner, P. S., Semiconducting oxides. The effect of prior annealing temperature on dissolution kinetics of nickel oxide. *J. Chem. Soc., Faraday Trans. 1* 1977, 73 (0), 1710-1720.

90. Tiwari, S. D.; Rajeev, K. P., Signatures of spin-glass freezing in NiO nanoparticles. *Physical Review B* **2005**, *72* (10), 104433.

91. Makhlouf, S. A.; Parker, F. T.; Spada, F. E.; Berkowitz, A. E., Magnetic anomalies in NiO nanoparticles. *Journal of Applied Physics* **1997**, *81* (8), 5561-5563.

92. Liu, Z.; Fan, T.; Zhang, D., Synthesis of Biomorphous Nickel Oxide from a Pinewood Template and Investigation on a Hierarchical Porous Structure. *Journal of the American Ceramic Society* **2006**, *89* (2), 662-665.

93. Nielsch, K.; Müller, F.; Li, A. P.; Gösele, U., Uniform Nickel Deposition into Ordered Alumina Pores by Pulsed Electrodeposition. *Advanced Materials* **2000**, *12* (8), 582--586.

94. Yuan, L.; Meng, S.; Zhou, Y.; Yue, Z., Controlled synthesis of anatase TiO2 nanotube and nanowire arrays via AAO template-based hydrolysis. *Journal of Materials Chemistry A* **2013**, *1* (7), 2552-2557.

95. Su, Z.; Yang, C.; Xie, B.; Lin, Z.; Zhang, Z.; Liu, J.; Li, B.; Kang, F.; Wong, C. P., Scalable fabrication of MnO2 nanostructure deposited on free-standing Ni nanocone arrays for

ultrathin, flexible, high-performance micro-supercapacitor. *Energy & Environmental Science* **2014**, 7 (8), 2652-2659.

96. Wakefield, G.; Dobson, P. J.; Foo, Y. Y.; Loni, A.; Simons, A.; Hutchison, J. L., The fabrication and characterization of nickel oxide films and their application as contacts to polymer/porous silicon electroluminescent devices. *Semiconductor Science and Technology* **1997**, *12* (10), 1304-1309.

97. Westover, A. S.; Freudiger, D.; Gani, Z. S.; Share, K.; Oakes, L.; Carter, R. E.; Pint, C. L., On-chip high power porous silicon lithium ion batteries with stable capacity over 10 000 cycles. *Nanoscale* **2015**, *7* (1), 98-103.

98. Strukov, D. B.; Snider, G. S.; Stewart, D. R.; Williams, R. S., The missing memristor found. *Nature* **2008**, *453*, 80.

99. Prezioso, M.; Merrikh-Bayat, F.; Hoskins, B. D.; Adam, G. C.; Likharev, K. K.; Strukov, D. B., Training and operation of an integrated neuromorphic network based on metal-oxide memristors. *Nature* **2015**, *521*, 61.

100. Chang, T.; Jo, S.-H.; Lu, W., Short-Term Memory to Long-Term Memory Transition in a Nanoscale Memristor. *ACS Nano* **2011**, *5* (9), 7669-7676.

101. Greenlee, J. D.; Shank, J. C.; Tellekamp, M. B.; Zhang, E. X.; Bi, J.; Fleetwood, D. M.; Alles, M. L.; Schrimpf, R. D.; Dolittle, W. A., Radiation Effects on LiNbO<formula formulatype="inline"> <tex Notation="TeX">\$\_2\$</tex></formula> Memristors for Neuromorphic Computing Applications. *IEEE Transactions on Nuclear Science* **2013**, *60* (6), 4555-4562.

102. Valov, I.; Kozicki, M. N., Cation-based resistance change memory. *Journal of Physics D: Applied Physics* **2013**, *46* (7), 074005.

103. Kozicki, M. N.; Park, M.; Mitkova, M., Nanoscale memory elements based on solid-state electrolytes. *IEEE Transactions on Nanotechnology* **2005**, *4* (3), 331-338.

104. Murdoch, B. J.; McCulloch, D. G.; Ganesan, R.; McKenzie, D. R.; Bilek, M. M. M.; Partridge, J. G., Memristor and selector devices fabricated from HfO2-xNx. *Applied Physics Letters* **2016**, *108* (14), 143504.

105. Liu, W.; Tran, X. A.; Fang, Z.; Xiong, H. D.; Yu, H. Y., A Self-Compliant One-Diode-One-Resistor Bipolar Resistive Random Access Memory for Low Power Application. *IEEE Electron Device Letters* **2014**, *35* (2), 196-198.

106. Lee, M.-J.; Han, S.; Jeon, S. H.; Park, B. H.; Kang, B. S.; Ahn, S.-E.; Kim, K. H.; Lee, C. B.; Kim, C. J.; Yoo, I.-K.; Seo, D. H.; Li, X.-S.; Park, J.-B.; Lee, J.-H.; Park, Y., Electrical

Manipulation of Nanofilaments in Transition-Metal Oxides for Resistance-Based Memory. *Nano Letters* **2009**, *9* (4), 1476-1481.

107. Bousoulas, P.; Michelakaki, I.; Tsoukalas, D., Influence of Ti top electrode thickness on the resistive switching properties of forming free and self-rectified TiO2-x thin films. *Thin Solid Films* **2014**, *571*, 23-31.

108. Dong, R.; Yan, X.; Zhang, Z.; Wang, M., Memristive behavior and forming mechanism of homogeneous TiOx device. *Materials Research Bulletin* **2015**, *61*, 101-104.

109. Yang, J. J.; Pickett, M. D.; Li, X.; Ohlberg, D. A. A.; Stewart, D. R.; Williams, R. S., Memristive switching mechanism for metal/oxide/metal nanodevices. *Nature Nanotechnology* **2008**, *3*, 429.

110. Strukov, D. B.; Williams, R. S., Exponential ionic drift: fast switching and low volatility of thin-film memristors. *Applied Physics A* **2009**, *94* (3), 515-519.

111. Tuller, H. L., Ionic conduction in nanocrystalline materials. *Solid State Ionics* **2000**, *131* (1), 143-157.

112. Goh, C.; Coakley, K. M.; McGehee, M. D., Nanostructuring Titania by Embossing with Polymer Molds Made from Anodic Alumina Templates. *Nano Letters* **2005**, *5* (8), 1545-1549.

113. Smith, N. J.; Bunnell, B., Time-resolved light scattering studies of Spin-coated titanium dioxide. *Journal of Sol-Gel Science and Technology* **2013**, *67* (3), 429-435.

114. Ohsaka, T.; Izumi, F.; Fujiki, Y., Raman spectrum of anatase, TiO2. *Journal of Raman Spectroscopy* **1978**, *7* (6), 321-324.

115. Valov, I.; Linn, E.; Tappertzhofen, S.; Schmelzer, S.; van den Hurk, J.; Lentz, F.; Waser, R., Nanobatteries in redox-based resistive switches require extension of memristor theory. *Nature Communications* **2013**, *4*, 1771.

116. Shen, C.; Xu, S.; Xie, Y.; Sanghadasa, M. W.; Wang, X.; Lin, L., A Review of On-Chip Micro Supercapacitors for Integrated Self-Powering Systems. *Journal of Microelectromechanical Systems* **2017**, *26* (5), 949-965.

117. Kyeremateng, N. A.; Brousse, T.; Pech, D., Microsupercapacitors as miniaturized energystorage components for on-chip electronics. *Nature Nanotechnology* **2016**, *12*, 7.

118. Wang, Z. L., Self-Powered Nanosensors and Nanosystems. *Advanced Materials* **2012**, *24* (2), 280-285.

119. IEC Market Strategy Board, W. p. t. *Internet of Things: Wireless Sensor Networks*; IEC: 2014.

120. Reddy, S.; He, L.; Ramakrishana, S., Miniaturized-electroneurostimulators and self-powered/rechargeable implanted devices for electrical-stimulation therapy. *Biomedical Signal Processing and Control* **2018**, *41*, 255-263.

121. Pikul, J. H.; Gang Zhang, H.; Cho, J.; Braun, P. V.; King, W. P., High-power lithium ion microbatteries from interdigitated three-dimensional bicontinuous nanoporous electrodes. *Nature Communications* **2013**, *4*, 1732.

122. Conway, B. E., *Electrochemical Supercapacitors: Scientific Fundamentals and Technological Applications*. Springer Science + Business Media, LLC: New York, 1999.

123. Simon, P.; Gogotsi, Y., Materials for electrochemical capacitors. In *Nanoscience and Technology*, Co-Published with Macmillan Publishers Ltd, UK: 2009; pp 320-329.

124. Izadi-Najafabadi, A.; Yasuda, S.; Kobashi, K.; Yamada, T.; Futaba, D. N.; Hatori, H.; Yumura, M.; Iijima, S.; Hata, K., Extracting the Full Potential of Single-Walled Carbon Nanotubes as Durable Supercapacitor Electrodes Operable at 4 V with High Power and Energy Density. *Advanced Materials* **2010**, *22* (35), E235-E241.

125. Yan, J.; Wei, T.; Shao, B.; Ma, F.; Fan, Z.; Zhang, M.; Zheng, C.; Shang, Y.; Qian, W.; Wei, F., Electrochemical properties of graphene nanosheet/carbon black composites as electrodes for supercapacitors. *Carbon* **2010**, *48* (6), 1731-1737.

126. Augustyn, V.; Simon, P.; Dunn, B., Pseudocapacitive oxide materials for high-rate electrochemical energy storage. *Energy & Environmental Science* **2014**, *7* (5), 1597-1614.

127. Hu, C. C.; Huang, Y. H., Cyclic Voltammetric Deposition of Hydrous Ruthenium Oxide for Electrochemical Capacitors. *Journal of The Electrochemical Society* **1999**, *146* (7), 2465-2471.

128. Hu, G.; Tang, C.; Li, C.; Li, H.; Wang, Y.; Gong, H., The Sol-Gel-Derived Nickel-Cobalt Oxides with High Supercapacitor Performances. *Journal of The Electrochemical Society* **2011**, *158* (6), A695-A699.

129. Kalu, E. E.; Nwoga, T. T.; Srinivasan, V.; Weidner, J. W., Cyclic voltammetric studies of the effects of time and temperature on the capacitance of electrochemically deposited nickel hydroxide. *Journal of Power Sources* **2001**, *92* (1), 163-167.

130. Liu, K. C.; Anderson, M. A., Porous Nickel Oxide/Nickel Films for Electrochemical Capacitors. *Journal of The Electrochemical Society* **1996**, *143* (1), 124-130.

131. Cong, H.-P.; Ren, X.-C.; Wang, P.; Yu, S.-H., Flexible graphene–polyaniline composite paper for high-performance supercapacitor. *Energy & Environmental Science* **2013**, *6* (4), 1185-1191.

132. Kim, J.-H.; Lee, Y.-S.; Sharma, A. K.; Liu, C. G., Polypyrrole/carbon composite electrode for high-power electrochemical capacitors. *Electrochimica Acta* **2006**, *52* (4), 1727-1732.

133. Grigoras, K.; Keskinen, J.; Grönberg, L.; Yli-Rantala, E.; Laakso, S.; Välimäki, H.; Kauranen, P.; Ahopelto, J.; Prunnila, M., Conformal titanium nitride in a porous silicon matrix: A nanomaterial for in-chip supercapacitors. *Nano Energy* **2016**, *26*, 340-345.

134. Douglas, A.; Muralidharan, N.; Carter, R.; Share, K.; Pint, C. L., Ultrafast triggered transient energy storage by atomic layer deposition into porous silicon for integrated transient electronics. *Nanoscale* **2016**, *8* (14), 7384-7390.

135. Share, K.; Carter, R. E.; Nikolaev, P.; Hooper, D.; Oakes, L.; Cohn, A. P.; Rao, R.; Puretzky, A. A.; Geohegan, D. B.; Maruyama, B.; Pint, C. L., Nanoscale Silicon as a Catalyst for Graphene Growth: Mechanistic Insight from in Situ Raman Spectroscopy. *The Journal of Physical Chemistry C* **2016**, *120* (26), 14180-14186.

136. Cordoba-Torresi, S. I.; Hugot-Le Goff, A.; Joiret, S., Electrochromic Behavior of Nickel Oxide Electrodes: II . Identification of the Bleached State by Raman Spectroscopy and Nuclear Reactions. *Journal of The Electrochemical Society* **1991**, *138* (6), 1554-1559.

137. Thissandier, F.; Le Comte, A.; Crosnier, O.; Gentile, P.; Bidan, G.; Hadji, E.; Brousse, T.; Sadki, S., Highly doped silicon nanowires based electrodes for micro-electrochemical capacitor applications. *Electrochemistry Communications* **2012**, *25*, 109-111.

138. Wang, Y.; Shi, Y.; Zhao, C. X.; Wong, J. I.; Sun, X. W.; Yang, H. Y., Printed all-solid flexible microsupercapacitors: towards the general route for high energy storage devices. *Nanotechnology* **2014**, *25* (9), 094010.

139. Huang, P.; Lethien, C.; Pinaud, S.; Brousse, K.; Laloo, R.; Turq, V.; Respaud, M.; Demortière, A.; Daffos, B.; Taberna, P. L.; Chaudret, B.; Gogotsi, Y.; Simon, P., On-chip and freestanding elastic carbon films for micro-supercapacitors. *Science* **2016**, *351* (6274), 691.

140. Pech, D.; Brunet, M.; Durou, H.; Huang, P.; Mochalin, V.; Gogotsi, Y.; Taberna, P.-L.; Simon, P., Ultrahigh-power micrometre-sized supercapacitors based on onion-like carbon. *Nature Nanotechnology* **2010**, *5*, 651.

141. Yu, Z.; Duong, B.; Abbitt, D.; Thomas, J., Highly Ordered MnO2 Nanopillars for Enhanced Supercapacitor Performance. *Advanced Materials* **2013**, *25* (24), 3302-3306.

142. Chen, H.; Hu, L.; Chen, M.; Yan, Y.; Wu, L., Nickel–Cobalt Layered Double Hydroxide Nanosheets for High-performance Supercapacitor Electrode Materials. *Advanced Functional Materials* **2014**, *24* (7), 934-942.

#### APPENDIX

#### A: DETAILS OF PORE SIZE MEASUREMENTS FOR CHAPTER 2

Assigning an accurate average pore size in pSi is challenging due to the wide distribution of apparent sizes, irregularly shaped pore openings, the intricate morphology within the pore interior, and initial widening of pores near the surface. Even so, certain definite features are observed across multiple samples, and here a description of how pore size estimation was carried out is provided for both studies discussed in chapter 2.

### A.1 Anneal study

All pSi films prepared in the anneal study section were etched at a current density of 25mA/cm<sup>2</sup>. One approach for determining pore size from surface images is to measure the area of the pore openings and calculate the diameter of a circle with equivalent area. This was the method employed in this study. For each pSi sample, multiple images at different magnifications were analyzed using ImageJ's – analyze particles function (Rasband 1997-2014). Prior to analysis, the images had to be processed in order for the software to distinguish pore openings from the interlocking Si network surrounding the pores. Each image that was analyzed for determining pore size was analyzed multiple times with slightly different image processing parameters applied prior to the analysis in order to ensure that the process settings did not significantly influence the resulting pore sizes values. These included differences in the adjustment of the brightness/contrast levels, whether an image smoothing function was employed, and implementing different filter types such as bandpass or Gaussian filters. Additionally, the image must be binary (black and white) prior to analysis which is accomplished using the threshold feature of ImageJ which was also varied between successive analyses. As an example, **Figure A.1** shows three different SEM images of a

pSi surface at different magnification levels and the corresponding histograms generated by performing the *Analyze Particle* function in ImageJ with different values for parameters used to process the image prior to analysis. The distributions become smoother and more Gaussian as the total number of pores in the field of view increases.



**Figure A. 1** On the left are SEM images from the same pSi sample at different magnifications. Each row of histograms corresponds to the SEM image in that row. Each histogram in the same row was generated by applying different image processing parameters to the corresponding SEM image to prepare the images for analysis.

Further analysis on the histograms in the array in **Figure A.1** shows that the pore diameters approximate a normal distribution, but the degree to which this is apparent varies according to the number of pores within the field of view. The histogram in **Figure A.2** was generated by the concatenation the data in **Figure A.1**. Each row was concatenated first and then padded with multiple copies until the length of each data set was similar, so as to give the same weight to each data set. This histogram is fit with a normal distribution which seems to fit the data reasonably

well with a fitted mean of 68.9nm and standard deviation of 23.6nm. The data mean was 64.7nm with standard deviation of 24.8nm.



**Figure A. 2** Histogram generated from concatenation of the data in Figure A.1. Prior to concatenation each data set in Figure A.1 was padded with multiple copies of itself to make the length of each individual data set a similar size so as not to give preferential weight to any of the individual data sets. The histogram is overlaid with a normal fit that agrees well with the data. The fitted mean is 68.9nm with a standard deviation of 23.6nm, and the data mean is 64.7nm with standard deviation of 24.8nm.

In **Figure A.3** the first data point for Sample No. 1 represents the average of the data means of each distribution in the histogram array in **Figure A.1**, and the error bar represents the standard deviation of these data means. The other two data points represent analysis on the other pSi films used in this study and demonstrate that pore size is very consistent across multiple samples with average pore diameter ranging between 63.5 to 64.7nm. The mean pore size between all the analyzed samples is indicated by the red dashed line which is approximately 64.1nm. The average standard deviation in the pore size of each sample was approximately  $25 \pm 5$ nm.



**Figure A. 3** Plot of the average pore size of each sample determined by the method described for Figure A.1. Each data point corresponds to a different pSi sample. The error bars correspond to the standard deviation in the means between different analysis routines and magnifications for each sample. See description of Figure A.1 for details. This figure shows that there is good consistency in the average pore size between samples and that for each sample the processing parameters applied to the image prior to size analysis caused very little deviation in the final results.

In addition to measuring pore size from surface images, determination of pore widths was also attempted by measuring cross-section widths from side-profile SEM images of the pores. This was approached in two ways with comparable results. One method approximates the positions of the pore walls and then the distance is measured between adjacent pore walls as depicted in **Figure A.4**a for one sample. The other method employed involves determining the cross-sectional area outlined by the pore walls of each pore in an image and then dividing by the length of the pore, which should provide an average pore width. This method was performed in ImageJ using its *Analyze Particles* function which gives the area of the outlined cross-section of each pore. An example of an image analyzed by this method is shown in **Figure A.4**b which is just a conversion of the image in (a) to black (pores) and white (Si pore walls). ImageJ requires this conversion for

*Analyze Particles.* The first method described is simple while the second method is more involved but can take into account the pore morphology. Here, however, the morphology was simple as the pore walls were mostly straight. The results of applying these two methods to three different samples are shown in the plot in **Figure A.4**c. The first method (shown in blue) resulted in average widths between 129nm to 141nm while the second method resulted in widths from about 117nm to 129nm. Comparison to the pore diameters determined from surface analysis showed that cross-sectional analysis gives a much higher (< 2x) increase in the pore width. There are a few possible reasons for this difference: 1) the total number of pores that can be analyzed is much lower ~10 to 30 pores, whereas low magnification images of the surface could contain >4000 pores within the field of view, 2) the pores are not circular but irregularly shaped with many that can be significantly wider in one lateral direction than the other, and pores that are cleaved along this direction would have a much larger cross-sectional width than the estimated circular diameter from the surface, and 3) the effects of pore widening were not completely eliminated during electropolishing.



Figure A. 4 (a) cross-section image of pSi etched at  $25\text{mA/cm}^2$  with the location of the pore walls approximated by the white horizontal lines and the distance between the lines indicated by the vertical lines which correspond to the indicated measured width of the pores. (b) conversion of the image in (a) to black and white for analysis of the cross-sectional area of the pores in ImageJ. The cross-sectional areas are then divided by the length (horizontal width in the image) of the pores giving an estimate for the average diameter of each pore. (c) plot comparing the pore diameter calculated by both methods described in (a) and (b) for multiple samples. Each data point corresponds to the average from multiple images of a sample and the associated standard deviation. The red dashed line represents the average pore diameter determined from surface analysis.

## A.2 Varying etch currents

For the second study, samples were etched at different current densities, which resulted in variations in pore sizes as shown in Figure 2.7 in chapter 2. The surface analysis followed a similar approach to that presented in the section above. The distribution of pore diameters taken from surface images of the different samples are provided in Figure A.5 with their respective fit and calculated values. Each histogram was generated from pore size values collected from multiple images at different magnification and concatenated (with padding) as described in the previous section. The calculated mean pore diameters range from an average of ~21nm to 57nm. The green data series in the plot in **Figure A.6** corresponds to the mean diameters estimated from the surface and the error bars represent the standard deviation. In the green data set in Figure A.6 there is a gradual increase in pore diameter for etch currents of 12.5mA/cm<sup>2</sup> to 17.5mA/cm<sup>2</sup> showing mean pore diameter increasing from 21nm to 34nm, but between 17.5 and 20mA/cm<sup>2</sup> there is very little difference (34 to 35nm). This suggests there is very little difference between these etch currents in terms of its effects when etching pSi under the conditions described in chapter 2. This also appears to be the case from comparing the images in **Figure 2.7** in chapter 2. In going from 20mA/cm<sup>2</sup> to 22.5mA/cm<sup>2</sup> there is a significant jump in average pore diameter to 57nm accompanied by a smoothing of the pore walls and loss of intricacy in the morphology.



**Figure A. 5** Distribution of pore diameters from SEM images of the surface of pSi films etched at different currents. Each curve is overlaid with a normal fit. The data and fitted means and standard deviations are provided for each distribution.

Cross-sectional analysis was less straightforward than in the previous section, particularly at lower etch currents, as the interior pore morphology has numerous protrusions and branches along the length of the pore walls and the pores are much smaller. This is apparent in the image for the 15mA/cm<sup>2</sup> sample in **Figure A.7**. The method of cross-sectional area analysis resulted in larger pore diameters than using a method of estimating the distance between adjacent pore walls. These methods are described in detail in the previous section. Additionally, simple estimation of an average location of the pore walls was not straightforward. This is opposite to that observed in the previous section, and is due to the intricacies in the pore morphology at low etch currents. For cross-sectional area analysis, the pore diameters increase from ~35 to 140nm, while estimating the distance between adjacent walls resulted in pore sizes increasing from ~30 to 120nm.



**Figure A. 6** Cross-sections of pSi etched at 15mA/cm<sup>2</sup> and 22.5mA/cm<sup>2</sup>. The pore morphology is very different between both samples, which make comparison of pore width by cross-section difficult. The black and white images are processed versions of the SEM images for cross-sectional area analysis as described for Figure A.4.

As in the surface analysis, the cross-sectional area analysis showed little difference between the pores etched at 17.5 and 20mA/cm<sup>2</sup> with mean pore sizes of 84 and 82nm, respectively. This is in agreement with the images shown in **Figure 2.7** in chapter 2, further confirming that there is little difference in the effects of these etch currents under the etching conditions presented in this dissertation.



**Figure A. 7** Plot of the estimated pore diameter vs. pore size. *Surface* corresponds to pore diameter estimated by surface analysis. *CS 2* is calculated from cross-section images by estimating the placement of the pore walls and measuring the distance between these estimates. *CS 1* is calculated corresponds from cross-section images by measuring the cross-sectional area of the pores within the image. See main text for details of each method.