## DC AND SMALL SIGNAL DEGRADATION IN INAS - ALSB HEMTS UNDER

#### HOT CARRIER STRESS

By

Sandeepan DasGupta

Dissertation

Submitted to the Faculty of the

Graduate School of Vanderbilt University

in partial fulfillment of the requirements

for the Degree of

#### DOCTOR OF PHILOSOPHY

in

**Electrical Engineering** 

December, 2010

Nashville, Tennessee

Approved:

Professor Robert A. Reed, Advisor Professor Ronald D. Schrimpf Professor Daniel M. Fleetwood Professor Sokrates T. Pantelides

Professor Norman H. Tolk

#### ABSTRACT

Indium Arsenide (InAs) channel High Electron Mobility Transistors (HEMTs) with Aluminium Antimonide (AlSb) barriers are an exciting option for low power RF applications due to excellent quantum well confinement and very high low-field electron mobility. The fundamental degradation trends and mechanisms for the device are yet to be adequately understood. In this thesis, a detailed analysis of DC and RF degradation under hot carrier stress is presented.

Based on electrical stress performed on devices with varied starting characteristics, we show that some devices are severely degradation prone in operating conditions where the electric field in the Indium Arsenide channel and the impact ionization rate are simultaneously high. Annealing results, coupled with device simulations and Density Functional Theory (DFT) calculations, show trends consistent with an oxygen-induced metastable defect in AlSb dominating the device degradation. Some physically abundant impurities like Carbon and Tellurium are shown to be unlikely candidates for producing the observed degradation.

When stressed with hot carriers or under high impact ionization conditions, the majority of the devices show negligible change in DC characteristics, but appreciable degradation in peak  $f_T$ . Short access region lengths exacerbate the degradation, which can be traced to a reduction in peak RF  $g_m$ , resulting either from reduced hole mobility or a stress-induced increase in thermodynamic relaxation time of electrons in the channel. Increase in parasitic capacitances after stress is shown to have a secondary contribution to the degradation in devices with long access regions. For devices with short access regions – a post-stress increase in gate to source parasitic capacitance  $(C_{gs})$  significantly adds to degradation caused by reduction in peak RF  $g_{m}$ .

#### ACKNOWLEDGEMENTS

It is my pleasure to thank the people responsible for providing me the strength to take this document to its completion. I am grateful to my advisor, Professor Robert Reed for standing strongly by my decision to pursue a topic for which results were uncertain. I thank him for his patience and encouragement when results were hard to come by. I thank Professor Daniel Fleetwood for his useful inputs, reality checks, support and encouragement. I acknowledge the critically important role of Professor Sokrates Pantelides in giving a major part of this work its final shape.

During the course of this work – the person I have turned to most often for advice and ideas is Professor Ronald Schrimpf, who taught me with EECE 306 virtually everything I know about semiconductor devices to this date. I thank him for equipping me years in advance with almost all the concepts useful and applicable to my PhD research problems. These will remain assets going into professional life as a microelectronics engineer - as will Professor Norman Tolk's outstanding lessons on condensed matter physics.

It has been my pleasure and good fortune to have Xiao Shen as a colleague. His inputs to this work were crucial. But more importantly – he was one of the few people who made significant additions to my conceptual clarity on some very basic questions of behavior of defects in a semiconductor.

A major section of this work was made possible by the extraordinary help and professional courtesy of Jonathan Felbinger of Cornell University. I cannot thank Jonathan and Professor Lester Eastman enough for the opportunity they provided me to gain some experience of a very useful experimental and analytical technique.

iv

My sincerest thanks go to Dr. Berinder Brar and Dr. Joshua Bergman of Teledyne Scientific – who ensured that this work could get started in the first place. Two years ago when I requested them to help me obtain some devices – any response at all would have been a positive development. Instead, there was extraordinary generosity and prompt action from two of the most renowned researchers in Indium Arsenide electronics to help out a graduate student they didn't even know.

Finally – I want to mention the people who made life – half the globe away from family and many good friends a little less lonely. From Naushad and Himangshu Dutta's haunting melodies to the vibrant rendition of the little known singer on the internet, from Kabir Suman's lyric to Chandrabindoo's wonderful frivolity and Dipangshu's rhyme, from Srikanth's wisecracks and Jugantor's banter to Aritra's clever wordplay, from Groucho Marx and Monty Python to Tulsi Chakraborty, from the cricket loving cab driver of Nashville to the wonderful people at the food counter or behind the cash registers of Medical Center cafeteria – a hundred people have taught me more than the most instructively written book chapters. I owe them my sincerest gratitude for often reminding me that no matter how many mistakes and wrong choices I make – there is always life, humor, music – and a new day to come home to.

### **TABLE OF CONTENTS**

ABSTRACT	ii
ACKNOWLEDGEMENTS	iv
TABLE OF CONTENTS	vi
LIST OF FIGURES	X
LIST OF TABLES	xvii
CHAPTER I: INTRODUC	<b>FION</b> 1

## CHAPTER II: INTRODUCTION TO INDIUM ARSENIDE ELECTRONICS

<b>2.1.</b> Material Properties and Device Performance
<b>2.2.</b> Basics of HEMT Operation
<ul><li>2.3. Electron Transport in the InAs - AlSb 2DEG (Comparion to Popular High-Speed RF Devices)</li></ul>
<ul> <li>2.4. Common Performance and Reliability Issues in InAs - AlSb HEMT Operation <ul> <li>A. Kink Effect</li> <li>B. Antimonide Processing Difficulties</li> <li>C. Anisotropic Effects and Microcracks</li> <li></li></ul></li></ul>

### **CHAPTER IV: DEVICE CHARACTERISTICS AND TYPES**

<b>4.1.</b> Effect of Source-Drain Spacing and Gate Length Scaling on DC and RF Transconductance
<b>4.2.</b> Band Structure and Hole Removal
<b>4.3.</b> DC Trasconductance and $V_{th}$ Comparison for Different Source-Drain Spacing 22
A. Region of Maximum Transconductance Compression26
<b>4.4.</b> Avalanche History in RF Transconductance
4.5. Characteristics of Devices Used in Stress Experiments

#### **CHAPTER V: ELECTRICAL STRESS AND DEGRADATION**

<b>5.1.</b> Bias Corresponding to Maximum Hot Carrier Condition	34
<b>5.2.</b> Degradation – Threshold Voltage and Transconductance Peak Shift <i>A</i> . Biasing Current	
<ul><li>5.3. Room Temperature Annealing of Stressed Devices</li></ul>	42

## CHAPTER VI: PHYSICAL MECHANISMS OF DEGRADATION - METASTABLE DEFECTS IN ALSB

6.1. Location and Metastable Nature of Defect	47
<b>6.2.</b> Native Defects	
6.3. Oxygen Based Defects	
<b>6.4.</b> High Negative $V_{th}$ Devices and Oxygen Based	Defects53

<b>6.5.</b> Other Impurity Based Defects				
<b>6.6.</b> Origin of Long Lifetime				
<b>6.7.</b> Relative Formation Energies at Growth Conditions				
<b>6.8.</b> Synopsis of Degradation, Annealing and and Comparison with Theoretical Defect Properties				

# CHAPTER VII: DEGRADATION IN SMALL SIGNAL PARAMETERS UNDER HOT CARRIER STRESS

<b>7.1.</b> Degradation in Small Signal Performance for Devices with Negligible DC Degradation
<b>7.2.</b> Devices and Small Signal Measurements
<b>7.3.</b> Device Degradation Under Hot Carrier Stress
<b>7.4.</b> Modeling Active FET67
<b>7.5.</b> Degradation Mechanism
7.6. Post-Stress Increase in Parasitic Capacitances
<b>7.7.</b> Parasitic Capacitance Measurement
<b>7.8.</b> Pre- and Post-Stress $C_{gs}$ and $C_{gd}$
<b>7.9.</b> Relative Contributions of $g_m$ Reduction and Parasitic Capacitance Increase to Reduction of $f_T$
7.10. High Current Stress and Small Signal Performance
<b>7.11.</b> Conclusions

CONCLUSIONS	 8	5
eenelesions	 ••••	•

APPENDIX		87
----------	--	----

REFERENCES		90
------------	--	----

#### **LIST OF FIGURES**

**Figure 1.** a) The DC output characteristics of a vertically scaled 100 nm gate length InAs - AISb HEMT. Drain currents above 800 mA/mm are observed with excellent pinch-off. The gate diode leakage current (not shown) is 2 nA/µm at -200 mV gate bias. b) The RF  $g_m$  exhibits a high peak value of 1500 mS/mm at  $V_{ds} = 500$  mV, indicative of high electron velocities in the channel. The DC transconductance peaks at over 2000 mS/mm at a drain bias of 500mV – artificially enhanced by feedback of impact-generated holes. c)  $f_T$  contours show a peak of 235 GHz at a drain bias of 450 mV, and indicate that the InAs - AISb HEMT maintains a high  $f_T$ , at very low drain voltages. d)  $f_{max}$  contours show a peak of 235 GHz at a drain bias of 300 mV.  $f_T$  remains above 100 GHz at drain biases as low as 100 mV

**Figure 2.** Cross Section and simulated vertical band profile of the InAs - AlSb HEMT. For the simulated case,  $E_1 - E_0 \sim 0.4$  eV.

**Figure 7.** (Right) The gate and gate-recess STEM micrograph of a degraded 0.1  $\mu$ m InAs - AlSb HEMT, showing the gate-recess surfaces affected by oxidation. The EDAX spectrum on location 2 shows presence of oxygen on top AlSb layer. (Left) STEM image of the degraded HEMT on the Al0.7Ga0.3Sb-mesa-floor surface. The EDAX spectrum on location 3 shows oxygen presence in upper portion of the Al0.7Ga0.3Sb layer .....18

**Figure 8.** STEM micrograph of a degraded InAs - AlSb HEMT, showing physical evidence of Ohmic-metal lateral diffusion. The EDAX spectrum from location 5 exhibits evidence of Pd and Au Ohmic-lateral diffusion along the upper AlSb material ......19

**Figure 25.**  $g_m$  peak shift as a function of biasing current ( $V_{gs} = -0.5$  V,  $V_{ds} = 0.4$  V). There is no clear trend of peak shift vs. biasing current ......40

**Figure 32.** Thermodynamic transition levels for the ground-state ( $T_d$ ) and the metastable ( $C_{3v}$ ) Sb<sub>Al</sub> defect in Al-rich conditions. The donor like transition level (0/+1) is shallower for  $T_d$  than for the metastable  $C_{3v}$  structure. This precludes the possibility of negative  $V_{th}$  shifts due to transition of some antisites from  $T_d$  to  $C_{3v}$  under applied stress

**Figure 38.** Surface Fermi levels during growth for a) bottom AlSb buffer, b) InAs - AlSb top interface and c) top /AlSb barrier. Growth Fermi level in the top AlSb layer is plotted as a function of distance from the channel interface. Using formation energy values of the lowest energy states of substitutional and interstitial oxygen from Fig. 34, the formation energies of both defects during the growth of the top AlSb layer are plotted ......59

**Figure 39.** Peak  $f_T$  and  $f_{max}$  extracted from  $|h_{21}|$  and U extracted from s-parameters measured on a 2 × 20 HEMT with 100 nm gate length and  $L_{ds} = 2 \mu m$ . Bias conditions for peak transition and osscilation frequencies are  $V_{ds} = 0.4 \text{ V}$  and  $V_{gs} = -0.4 \text{ V}$  .....63

**Figure 50.** Post stress percentage reduction in peak  $f_T$  and peak RF  $g_m$  at 10 GHz. The decrease in  $f_T$  is more than the decrease in  $g_m$ , indicating some post stress increase in  $C_{gs}$  or  $C_{gd}$ , especially in devices with short access regions.  $L_{ds} = 2 \mu m$  for all devices ......75

Figure A3. Large reduction in gate current for devices in Fig. A2 after power sweep ...89

#### LIST OF TABLES

Table	I.	Fundamental	Properties	of	2DEGs	of four	different	high-speed	technologies
	•••								10

Table II. Sun	nmary of the de	gradation (A	$\Delta V_{gm, peak}$ )	results as	a function	of pre-stress	V <sub>th</sub>
and  I <sub>g</sub>  .							44